PIC16F1934-ESLASHML datasheet(75/508 Pages) MICROCHIP

75 / 508 page

 2009 Microchip Technology Inc.

Preliminary

DS41364D-page 75

PIC16F193X/LF193X

5.2.2.6

32 MHz Internal Oscillator

Frequency Selection

The Internal Oscillator Block can be used with the 4X

PLL associated with the External Oscillator Block to

produce a 32 MHz internal system clock source. The

following settings are required to use the 32 MHz inter-

nal clock source:

• The FOSC bits in Configuration Word 1 must be

set to use the INTOSC source as the device sys-

tem clock (FOSC<2:0> = 100).

• The IRCF bits in the OSCCON register must be

set to the 8 MHz HFINTOSC selection

(IRCF<3:0> = 1110).

• The SPLLEN bit in the OSCCON register must be

set to enable the 4X PLL.

5.2.2.7

Internal Oscillator Clock Switch

Timing

When switching between the HFINTOSC, MFINTOSC

and the LFINTOSC, the new oscillator may already be

shut down to save power (see Figure 5-7). If this is the

case, there is a delay after the IRCF<3:0> bits of the

OSCCON register are modified before the frequency

selection takes place. The OSCSTAT register will

reflect the current active status of the HFINTOSC,

MFINTOSC and LFINTOSC oscillators. The sequence

of a frequency selection is as follows:

IRCF<3:0> bits of the OSCCON register are

modified.

If the new clock is shut down, a clock start-up

delay is started.

Clock switch circuitry waits for a falling edge of

the current clock.

The current clock is held low and the clock

switch circuitry waits for a rising edge in the new

clock.

The new clock is now active.

The OSCSTAT register is updated as required.

Clock switch is complete.

See Figure 5-7 for more details.

If the internal oscillator speed is switched between two

clocks of the same source, there is no start-up delay

before the new frequency is selected. Clock switching

time delays are shown in Table 5-1.

Start-up delay specifications are located in the

oscillator

tables

Section 29.0

“Electrical

Specifications”

Note:

The 4X PLL may also be enabled for use

with the Internal Oscillator Block by

programming

the

PLLEN

bit

Configuration Word 2 to a ‘1’. However,

the 4X PLL cannot be disabled by

software and the 8 MHz HFINTOSC

option will no longer be available.

PIC16F1934-E/ML bảng dữ liệu(PDF) 75 Page - Microchip Technology

PIC16F1934-E/ML bảng dữ liệu(HTML) 75 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL