PIC16F690-ESLASHML datasheet(44/306 Pages) MICROCHIP

44 / 306 page

PIC16F631/677/685/687/689/690

DS41262E-page 42

2.2.2.7

PIR2 Register

The PIR2 register contains the interrupt flag bits, as

shown in Register 2-7.

Note:

Interrupt flag bits are set when an interrupt

condition occurs, regardless of the state of

its corresponding enable bit or the global

enable bit, GIE of the INTCON register.

User

software

should

ensure

the

appropriate interrupt flag bits are clear prior

to enabling an interrupt.

PIR2: PERIPHERAL INTERRUPT REQUEST REGISTER 2

R/W-0

U-0

OSFIF

C2IF

C1IF

EEIF

—

bit 7

bit 0

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as ‘0’

-n = Value at POR

‘1’ = Bit is set

‘0’ = Bit is cleared

x = Bit is unknown

bit 7

OSFIF: Oscillator Fail Interrupt Flag bit

= System oscillator failed, clock input has changed to INTOSC (must be cleared in software)

= System clock operating

bit 6

C2IF: Comparator C2 Interrupt Flag bit

= Comparator output (C2OUT bit) has changed (must be cleared in software)

= Comparator output (C2OUT bit) has not changed

bit 5

C1IF: Comparator C1 Interrupt Flag bit

= Comparator output (C1OUT bit) has changed (must be cleared in software)

= Comparator output (C1OUT bit) has not changed

bit 4

EEIF: EE Write Operation Interrupt Flag bit

= Write operation completed (must be cleared in software)

= Write operation has not completed or has not started

bit 3-0

Unimplemented: Read as ‘0’

PIC16F690-E/ML bảng dữ liệu(PDF) 44 Page - Microchip Technology

PIC16F690-E/ML bảng dữ liệu(HTML) 44 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL