PIC16F526-ISLASHP datasheet(87/122 Pages) MICROCHIP

87 / 122 page

 2010 Microchip Technology Inc.

DS41326D-page 87

PIC16F526

TABLE 14-1:

DC CHARACTERISTICS: PIC16F526 (Industrial, Extended)

DC CHARACTERISTICS

Standard Operating Conditions (unless otherwise specified)

Operating temperature

-40°C

 TA  +85°C (industrial)

-40°C

 TA  +125°C (extended)

Operating voltage VDD range as described in DC spec.

Param

No.

Sym.

Characteristic

Min.

Typ.†

Max.

Units

Conditions

VIL

Input Low Voltage

I/O ports

D030

with TTL buffer

Vss

—

0.8

For all 4.5

 VDD 5.5V

D030A

Vss

—

0.15 VDD

Otherwise

D031

with Schmitt Trigger buffer

Vss

—

0.15 VDD

D032

MCLR, T0CKI

Vss

—

0.15 VDD

D033

OSC1 (EXTRC mode), EC(1)

Vss

—

0.15 VDD

D033

OSC1 (HS mode)

Vss

—

0.3 VDD

D033

OSC1 (XT and LP modes)

Vss

—

0.3

VIH

Input High Voltage

I/O ports

—

D040

with TTL buffer

2.0

—

VDD

V4.5

 VDD 5.5V

D040A

0.25VDD

+ 0.8V

—VDD

Otherwise

D041

with Schmitt Trigger buffer

0.85VDD

—VDD

For entire VDD range

D042

MCLR, T0CKI

0.85VDD

—VDD

D042A

OSC1 (EXTRC mode), EC(1)

0.85VDD

—VDD

D042A

OSC1 (HS mode)

0.7VDD

—VDD

D043

OSC1 (XT and LP modes)

1.6

—

VDD

D070

IPUR

PORTB weak pull-up current(4)

250

400

AVDD = 5V, VPIN = VSS

IIL

Input Leakage Current(2,5)

D060

I/O ports

—

±1

AVss VPIN VDD, Pin at high-impedance

D061

RB3/MCLR(3)

—±0.7

±5

AVss VPIN VDD

D063

OSC1

—

±5

AVss VPIN VDD, XT, HS and LP osc

configuration

VOL

Output Low Voltage

D080

I/O ports/CLKOUT

—

0.6

IOL = 8.5 mA, VDD = 4.5V, –40

C to +85C

D080A

—

0.6

IOL = 7.0 mA, VDD = 4.5V, –40

C to +125C

VOH

Output High Voltage

D090

I/O ports/CLKOUT

VDD – 0.7

—

IOH = -3.0 mA, VDD = 4.5V, –40

C to +85C

D090A

VDD – 0.7

—

IOH = -2.5 mA, VDD = 4.5V, –40

C to +125C

Capacitive Loading Specs on Output Pins

D100

COSC2 OSC2 pin

—

In XT, HS and LP modes when external clock is

used to drive OSC1.

D101

CIO

All I/O pins and OSC2

—

Flash Data Memory

D120

Byte endurance

100K

—

E/W

–40

C  TA  +85C

D120A ED

Byte endurance

10K

100K

—

E/W

+85

C  TA  +125C

D121

VDRW VDD for read/write

VMIN

—5.5

†

Data in “Typ” column is at 5V, 25

C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In EXTRC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the

PIC16F526 be driven with external clock in RC mode.

2: Negative current is defined as coming out of the pin.

3: This spec. applies to RB3/MCLR configured as RB3 with pull-up disabled.

4: This spec. applies to all weak pull-up devices, including the weak pull-up found on RB3/MCLR. The current value listed

will be the same whether or not the pin is configured as RB3 with pull-up enabled or as MCLR.

5: The leakage current on the nMCLR pin is strongly dependent on the applied voltage level. The specified levels represent

normal operating conditions. Higher leakage may be measured at different input voltages.

PIC16F526-I/P bảng dữ liệu(PDF) 87 Page - Microchip Technology

PIC16F526-I/P bảng dữ liệu(HTML) 87 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL