công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

PIC12F1822-I/MF bảng dữ liệu(PDF) 258 Page - Microchip Technology

tên linh kiện PIC12F1822-I/MF
Giải thích chi tiết về linh kiện  8/14-Pin Flash Microcontrollers with nanoWatt XLP Technology
PDF  398 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  MICROCHIP [Microchip Technology]
Trang chủ  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

PIC12F1822-I/MF bảng dữ liệu(HTML) 258 Page - Microchip Technology

Back Button PIC12F1822-I/MF Datasheet HTML 254Page - Microchip Technology PIC12F1822-I/MF Datasheet HTML 255Page - Microchip Technology PIC12F1822-I/MF Datasheet HTML 256Page - Microchip Technology PIC12F1822-I/MF Datasheet HTML 257Page - Microchip Technology PIC12F1822-I/MF Datasheet HTML 258Page - Microchip Technology PIC12F1822-I/MF Datasheet HTML 259Page - Microchip Technology PIC12F1822-I/MF Datasheet HTML 260Page - Microchip Technology PIC12F1822-I/MF Datasheet HTML 261Page - Microchip Technology PIC12F1822-I/MF Datasheet HTML 262Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 258 / 398 page
background image
PIC12F/LF1822/16F/LF1823
DS41413A-page 258
Preliminary
 2010 Microchip Technology Inc.
24.6.2
CLOCK ARBITRATION
Clock arbitration occurs when the master, during any
receive, transmit or Repeated Start/Stop condition,
releases the SCL pin (SCL allowed to float high). When
the SCL pin is allowed to float high, the Baud Rate Gen-
erator (BRG) is suspended from counting until the SCL
pin is actually sampled high. When the SCL pin is sam-
pled high, the Baud Rate Generator is reloaded with
the contents of SSP1ADD<7:0> and begins counting.
This ensures that the SCL high time will always be at
least one BRG rollover count in the event that the clock
is held low by an external device (Figure 24-25).
FIGURE 24-25:
BAUD RATE GENERATOR TIMING WITH CLOCK ARBITRATION
24.6.3
WCOL STATUS FLAG
If the user writes the SSP1BUF when a Start, Restart,
Stop, Receive or Transmit sequence is in progress, the
WCOL is set and the contents of the buffer are
unchanged (the write doesn’t occur). Any time the
WCOL bit is set it indicates that an action on SSP1BUF
was attempted while the module was not Idle.
SDA
SCL
SCL deasserted but slave holds
DX ‚
– 1
DX
BRG
SCL is sampled high, reload takes
place and BRG starts its count
03h
02h
01h
00h (hold off)
03h
02h
Reload
BRG
Value
SCL low (clock arbitration)
SCL allowed to transition high
BRG decrements on
Q2 and Q4 cycles
Note:
Because queueing of events is not
allowed, writing to the lower 5 bits of
SSP1CON2 is disabled until the Start
condition is complete.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com