công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

Preview PDF HTML

25LC1024-E/P bảng dữ liệu(PDF) 16 Page - Microchip Technology

tên linh kiện 25LC1024-E/P
Giải thích chi tiết về linh kiện  1 Mbit SPI Bus Serial EEPROM
PDF  34 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  MICROCHIP [Microchip Technology]
Trang chủ  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

25LC1024-E/P bảng dữ liệu(HTML) 16 Page - Microchip Technology

Back Button 25LC1024-E/P Datasheet HTML 12Page - Microchip Technology 25LC1024-E/P Datasheet HTML 13Page - Microchip Technology 25LC1024-E/P Datasheet HTML 14Page - Microchip Technology 25LC1024-E/P Datasheet HTML 15Page - Microchip Technology 25LC1024-E/P Datasheet HTML 16Page - Microchip Technology 25LC1024-E/P Datasheet HTML 17Page - Microchip Technology 25LC1024-E/P Datasheet HTML 18Page - Microchip Technology 25LC1024-E/P Datasheet HTML 19Page - Microchip Technology 25LC1024-E/P Datasheet HTML 20Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 16 / 34 page
background image
25LC1024
DS22064D-page 16
 2010 Microchip Technology Inc.
2.10
CHIP ERASE
The Chip Erase function will erase all bits (FFh) in the
array. A Write Enable (WREN) instruction must be given
prior to executing a Chip Erase. This is done by setting
CS low and then clocking out the proper instruction
into the 25LC1024. After all eight bits of the instruction
are transmitted, the CS must be brought high to set
the write enable latch.
The Chip Erase function is entered by driving the CS
low, followed by the instruction code (Figure 2-10)
onto the SI line.
The CS pin must be driven high after the eighth bit of
the instruction code has been given or the Chip Erase
function will not be executed. Once the CS pin is
driven high, the self-timed Chip Erase function begins.
While the device is executing the Chip Erase function
the WIP bit in the STATUS register can be read to
determine when the Chip Erase function is complete.
The Chip Erase function is ignored if either of the
Block Protect bits (BP0, BP1) are not 0, meaning ¼,
½, or all of the array is protected.
FIGURE 2-10:
CHIP ERASE SEQUENCE
SCK
0
2
34
56
7
1
SI
High-Impedance
SO
CS
11
10
00
1
1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com