công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

PESDXS4UD bảng dữ liệu(PDF) 8 Page - NXP Semiconductors

tên linh kiện PESDXS4UD
Giải thích chi tiết về linh kiện  Quadruple ESD protection diode arrays in a SOT457 package
PDF  12 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  NXP [NXP Semiconductors]
Trang chủ  http://www.nxp.com
Logo NXP - NXP Semiconductors

PESDXS4UD bảng dữ liệu(HTML) 8 Page - NXP Semiconductors

Back Button PESDXS4UD Datasheet HTML 4Page - NXP Semiconductors PESDXS4UD Datasheet HTML 5Page - NXP Semiconductors PESDXS4UD Datasheet HTML 6Page - NXP Semiconductors PESDXS4UD Datasheet HTML 7Page - NXP Semiconductors PESDXS4UD Datasheet HTML 8Page - NXP Semiconductors PESDXS4UD Datasheet HTML 9Page - NXP Semiconductors PESDXS4UD Datasheet HTML 10Page - NXP Semiconductors PESDXS4UD Datasheet HTML 11Page - NXP Semiconductors PESDXS4UD Datasheet HTML 12Page - NXP Semiconductors  
Zoom Inzoom in Zoom Outzoom out
 8 / 12 page
background image
PESDXS4UD_SER_2
© NXP B.V. 2009. All rights reserved.
Product data sheet
Rev. 02 — 21 August 2009
8 of 12
NXP Semiconductors
PESDxS4UD series
Quadruple ESD protection diode arrays in a SOT457 package
7.
Application information
The PESDxS4UD series is designed for protection of up to 4 unidirectional data lines from
the damage caused by ESD and surge pulses. The PESDxS4UD series may be used on
lines where the signal polarities are above or below ground. The PESDxS4UD series
provides a surge capability of 200 W per line for an 8/20
µs waveform.
Circuit board layout and protection device placement
Circuit board layout is critical for the suppression of ESD, Electrical Fast Transient (EFT)
and surge transients. The following guidelines are recommended:
1. Place the PESDxS4UD as close to the input terminal or connector as possible.
2. The path length between the PESDxS4UD and the protected line should be
minimized.
3. Keep parallel signal paths to a minimum.
4. Avoid running protected conductors in parallel with unprotected conductors.
5. Minimize all Printed-Circuit Board (PCB) conductive loops including power and
ground loops.
6. Minimize the length of the transient return path to ground.
7. Avoid using shared transient return paths to a common ground point.
8. Ground planes should be used whenever possible. For multilayer PCBs, use ground
vias.
Fig 10. Application diagram
006aaa762
1
2
3
6
data- or transmission lines
unidirectional protection of 4 lines
bidirectional protection of 3 lines
5
4
1
2
3
n.c.
6
5
n.c.
4



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com