P89LPC9331FDH datasheet(10/93 Pages) NXP

10 / 93 page

P89LPC9331_9341_9351_9361_3

Product data sheet

Rev. 03 — 2 June 2009

10 of 93

NXP Semiconductors

P89LPC9331/9341/9351/9361

8-bit microcontroller with accelerated two-clock 80C51 core

P2.0 to P2.7

I/O

Port 2: Port 2 is an 8-bit I/O port with a user-conﬁgurable output type. During reset

Port 2 latches are conﬁgured in the input only mode with the internal pull-up

disabled. The operation of Port 2 pins as inputs and outputs depends upon the

port conﬁguration selected. Each port pin is conﬁgured independently. Refer to

Section 7.16.1 “Port conﬁgurations” and Table 12 “Static characteristics” for

details.

All pins have Schmitt trigger inputs.

Port 2 also provides various special functions as described below:

P2.0/ICB/DAC0

/AD03

I/O

P2.0 — Port 2 bit 0.

ICB — Input Capture B. (P89LPC9351/9361)

DAC0 — Digital-to-analog converter output.

AD03 — ADC0 channel 3 analog input.

P2.1/OCD/AD02

I/O

P2.1 — Port 2 bit 1.

OCD — Output Compare D. (P89LPC9351/9361)

AD02 — ADC0 channel 2 analog input.

P2.2/MOSI

I/O

P2.2 — Port 2 bit 2.

I/O

MOSI — SPI master out slave in. When conﬁgured as master, this pin is output;

when conﬁgured as slave, this pin is input.

P2.3/MISO

I/O

P2.3 — Port 2 bit 3.

I/O

MISO — When conﬁgured as master, this pin is input, when conﬁgured as slave,

this pin is output.

P2.4/SS

I/O

P2.4 — Port 2 bit 4.

SS — SPI Slave select.

P2.5/SPICLK

I/O

P2.5 — Port 2 bit 5.

I/O

SPICLK — SPI clock. When conﬁgured as master, this pin is output; when

conﬁgured as slave, this pin is input.

P2.6/OCA

I/O

P2.6 — Port 2 bit 6.

OCA — Output Compare A. (P89LPC9351/9361)

P2.7/ICA

I/O

P2.7 — Port 2 bit 7.

ICA — Input Capture A. (P89LPC9351/9361)

P3.0 to P3.1

I/O

Port 3: Port 3 is a 2-bit I/O port with a user-conﬁgurable output type. During reset

Port 3 latches are conﬁgured in the input only mode with the internal pull-up

disabled. The operation of Port 3 pins as inputs and outputs depends upon the

port conﬁguration selected. Each port pin is conﬁgured independently. Refer to

Section 7.16.1 “Port conﬁgurations” and Table 12 “Static characteristics” for

details.

All pins have Schmitt trigger inputs.

Port 3 also provides various special functions as described below:

Table 3.

Pin description …continued

Symbol

Type Description

PLCC28,

TSSOP28

P89LPC9331FDH bảng dữ liệu(PDF) 10 Page - NXP Semiconductors

P89LPC9331FDH bảng dữ liệu(HTML) 10 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93

bảng dữ liệu tải về

Link URL