P89LPC9321 datasheet(24/70 Pages) NXP

24 / 70 page

P89LPC9321_1

Product data sheet

Rev. 01 — 9 December 2008

24 of 70

NXP Semiconductors

P89LPC9321

8-bit microcontroller with accelerated two-clock 80C51 core

7.13 Memory organization

The various P89LPC9321 memory spaces are as follows:

• DATA

128 bytes of internal data memory space (00H:7FH) accessed via direct or indirect

addressing, using instructions other than MOVX and MOVC. All or part of the Stack

may be in this area.

• IDATA

Indirect Data. 256 bytes of internal data memory space (00H:FFH) accessed via

indirect addressing using instructions other than MOVX and MOVC. All or part of the

Stack may be in this area. This area includes the DATA area and the 128 bytes

immediately above it.

• SFR

Special Function Registers. Selected CPU registers and peripheral control and status

registers, accessible only via direct addressing.

• XDATA

‘External’ Data or Auxiliary RAM. Duplicates the classic 80C51 64 kB memory space

addressed via the MOVX instruction using the DPTR, R0, or R1. All or part of this

space could be implemented on-chip. The P89LPC9321 has 512 bytes of on-chip

XDATA memory, plus extended SFRs located in XDATA.

• CODE

64 kB of Code memory space, accessed as part of program execution and via the

MOVC instruction. The P89LPC9321 has 8 kB of on-chip Code memory.

The P89LPC9321 also has 512 bytes of on-chip data EEPROM that is accessed via SFRs

(see Section 7.14).

7.14 Data RAM arrangement

The 768 bytes of on-chip RAM are organized as shown in Table 6.

7.15 Interrupts

The P89LPC9321 uses a four priority level interrupt structure. This allows great ﬂexibility

in controlling the handling of the many interrupt sources. The P89LPC9321 supports

15 interrupt sources: external interrupts 0 and 1, timers 0 and 1, serial port TX, serial port

RX, combined serial port RX/TX, brownout detect, watchdog/RTC, I2C-bus, keyboard,

comparators 1 and 2, SPI, CCU, data EEPROM write completion.

Each interrupt source can be individually enabled or disabled by setting or clearing a bit in

the interrupt enable registers IEN0 or IEN1. The IEN0 register also contains a global

disable bit, EA, which disables all interrupts.

Table 6.

On-chip data memory usages

Type

Data RAM

Size (bytes)

DATA

Memory that can be addressed directly and indirectly

128

IDATA

Memory that can be addressed indirectly

256

XDATA

Auxiliary (‘External Data’) on-chip memory that is accessed

using the MOVX instructions

512

P89LPC9321 bảng dữ liệu(PDF) 24 Page - NXP Semiconductors

P89LPC9321 bảng dữ liệu(HTML) 24 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70

bảng dữ liệu tải về

Link URL