L99PD08TR datasheet(12/41 Pages) STMICROELECTRONICS

12 / 41 page

Device mode

L99PD08

12/41

Doc ID 15872 Rev 3

Device mode

Note:

To leave FAIL SAVE the LHOMEN-bit in ControlRegister (Addr.: hex00, Bit 0) has to be set

to ‘1’. FAIL SAVE is reentered by either ChipSelectNot-TimeOut (CSNTO) or SW-Reset (in

both cases LHOME-bit is automatically reset) or setting this bit to ‘0’ via SPI access.

To stay in normal mode a rising edge has to be generated at CSN within every timeframe

programmed in the control register (Addr.: hex00, Bit 3,2). Else a CSNTO is detected and

FAIL SAVE entered.

When SDI is stuck to GND the device enters automatically FAIL SAVE.

When SDI is stuck to logical high level then the device receives a SW-Reset and enters FAIL

SAVE. A read of ROM address Addr.: hex3F is detected as stuck to logical high level.

In FAIL SAVE the SYNC pin is logical high.

Table 3.

Device modes

Mode

Source

Actions

CS-timer

SPI state

Outputs

state

ChipReset-

bit

LHOMEN

Power down

Low VCORE3

All registers

are cleared

Not active

No comm.

High-Z

fail safe

1LOW(1)

Standby

EN = ‘0’

All registers

are cleared

Not active

No comm.

High-Z

fail safe

1LOW(1)

Fail save

CSNTO(2) /

LHOMEN bit =‘0’

Active

High-Z

fail safe

LOW(1)

SW reset

All registers

are cleared

Normal

LHOMEN-bit = ‘1’

Active

Normal

VDDIO

1. Max. sink current can only be guaranteed for VCORE3 VCORE3min. Therefore an external pull down is recommended.

2. ChipSelectNot-TimeOut

L99PD08TR bảng dữ liệu(PDF) 12 Page - STMicroelectronics

L99PD08TR bảng dữ liệu(HTML) 12 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41

bảng dữ liệu tải về

Link URL