| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
CS5525-ASZ bảng dữ liệu(PDF) 10 Page - Cirrus Logic |
|
|
|||||||||||||||||||||||||||||
CS5525-ASZ bảng dữ liệu(HTML) 10 Page - Cirrus Logic |
|
10 / 30 page ![]() CS5525 CS5526 10 DS202F5 System Initialization When power to the CS5525/26 is applied, they are held in a reset condition until their 32.768 kHz os- cillators have started and their start-up counter-tim- er elapses. Due to the high Q of a 32.768 kHz crystal, the oscillators take 400-600 ms to start. The converter’s counter-timer counts no more than 1024 oscillator clock cycles to make sure the oscil- lator is fully stable. During this time-out period the serial port logic is reset and the RV (Reset Valid) bit in the configuration register is set. A reset can be initiated at any time by writing a logic 1 to the RS (Reset System) bit in the configuration register. This automatically sets the RV bit until the RS bit is written to logic 0, and the configuration register is read. After a reset, the on-chip registers are ini- tialized to the following states and the converters are ready to perform conversions. Command Operation The CS5525/26 include a microcontroller with five registers used to control the converter. Each regis- ter is 24-bits in length except the 8-bit command register (command, configuration, offset, gain, and conversion data). After a system initialization or re- set, the serial port is initialized to the command mode and the converter stays in this mode until a valid 8-bit command is received (the first 8-bits into the serial port). Table 1 lists all the valid com- mands. Once a valid 8-bit command (a read or a write command word) is received and interpreted by the command register, the serial port enters the data mode. In data mode the next 24 serial clock pulses shift data either into or out of the serial port (72 serial clock pulses are needed if set-up register is selected). See Table 2 for configuring the CS5525/26. Figure 5. CS5525/26 Configured for Single Supply Bridge Measurement. configuration register: 000040(H) offset register: 000000(H) gain register: 800000(H) |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |