ADRF6601ACPZ-R7 datasheet(5/24 Pages) AD

tên linh kiện	ADRF6601ACPZ-R7

Giải thích chi tiết về linh kiện	750 MHz to 1160 MHz Rx Mixer with Integrated Fractional-N PLL and VCO

PDF	24 Pages

Scroll/Zoom	100%

nhà sản xuất	AD [Analog Devices]

Trang chủ	http://www.analog.com

Logo

5 / 24 page

ADRF6601

Rev. 0 | Page 5 of 24

LOGIC INPUT AND POWER SPECIFICATIONS

VCCx = 5 V; ambient temperature (TA) = 25°C; fREF = 38.4 MHz; fPFD = 38.4 MHz; high-side LO injection; fIF = 140 MHz; IIP3 optimized

using CDAC = 0x1 and IP3SET = 3.3 V, unless otherwise noted.

Table 4.

Parameter

Test Conditions/Comments

Min

Typ

Max

Unit

LOGIC INPUTS

CLK, DATA, LE

Input High Voltage, VINH

1.4

3.3

Input Low Voltage, VINL

0.7

Input Current, IINH/IINL

0.1

μA

Input Capacitance, CIN

POWER SUPPLIES

VCC1, VCC2, VCC_LO, VCC_MIX, and VCC_V2I pins

Voltage Range

4.75

5.25

Supply Current

PLL only

101

External LO mode (internal PLL disabled,

IP3SET pin = 3.3 V)

179

Internal LO mode (internal PLL enabled,

IP3SET pin = 3.3 V)

280

Power-down mode

TIMING CHARACTERISTICS

VCC2 = 5 V ± 5%.

Table 5.

Parameter

Limit

Unit

Description

ns min

LE setup time

ns min

DATA to CLK setup time

ns min

DATA to CLK hold time

ns min

CLK high duration

ns min

CLK low duration

ns min

CLK to LE setup time

ns min

LE pulse width

Timing Diagram

CLK

DATA

DB23 (MSB)

DB22

DB2

DB1

(CONTROL BIT C2)

(CONTROL BIT C3)

DB0 (LSB)

(CONTROL BIT C1)

Figure 2. Timing Diagram

ADRF6601ACPZ-R7 bảng dữ liệu(PDF) 5 Page - Analog Devices

ADRF6601ACPZ-R7 bảng dữ liệu(HTML) 5 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24

bảng dữ liệu tải về

Link URL