X24042PI datasheet(8/15 Pages) XICOR

8 / 15 page

X24042

BUS ACTIVITY:

MASTER

SDA LINE

BUS ACTIVITY:

X24042

SLAVE

ADDRESS

DATA n+x

DATA n

DATA n+1

DATA n+2

Sequential Read

Sequential reads can be initiated as either a current

address read or random access read. The first word is

transmitted as with the other read modes; however, the

master now responds with an acknowledge, indicating it

requires additional data. The X24042 continues to out-

put data for each acknowledge received. The read

operation is terminated by the master; by not responding

with an acknowledge and by issuing a stop condition.

The data output is sequential, with the data from address

n followed by the data from n + 1. The address counter

for read operations increments all address bits, allowing

the entire memory contents to be serially read during

one operation. At the end of the address space (address

511) the counter “rolls over” to address 0 and the

X24042 continues to output data for each acknowledge

received. Refer to Figure 9 for the address, acknowl-

edge and data transfer sequence.

Figure 9. Sequential Read

3849 FHD F15

Figure 10. Typical System Configuration

3849 FHD F16

MASTER

TRANSMITTER/

RECEIVER

SLAVE

RECEIVER

SLAVE

TRANSMITTER/

RECEIVER

MASTER

TRANSMITTER

MASTER

TRANSMITTER/

RECEIVER

PULL-UP

RESISTORS

SDA

SCL

VCC

X24042PI bảng dữ liệu(PDF) 8 Page - Xicor Inc.

X24042PI bảng dữ liệu(HTML) 8 Page - Xicor Inc.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15

bảng dữ liệu tải về

Link URL