| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
WM2633 bảng dữ liệu(PDF) 5 Page - Wolfson Microelectronics plc |
|
|
|||||||||||||||||||||||||||||
WM2633 bảng dữ liệu(HTML) 5 Page - Wolfson Microelectronics plc |
|
5 / 12 page ![]() Production Data WM2633 WOLFSON MICROELECTRONICS LTD PD Rev 1.0 July 1999 5 Test Characteristics: RL = 10k Ω, CL = 100pF AVDD = DVDD = 5V ± 10%, V REF = 2.048V and AVDD = DVDD = 3V ± 10%, V REF = 1.024V over recommended operating free-air temperature range (unless noted otherwise). PARAMETER SYMBOL TEST CONDITIONS MIN TYP MAX UNIT Glitch energy Code 2047 to code 2048 5 nV-s Signal to noise ratio SNR fS = 480ksps, fOUT = 1kHz BW = 20kHz, TA=25 °C See Note 12 73 78 dB Signal to noise and distortion ratio SNRD fS = 480ksps, fOUT = 1kHz BW = 20kHz, TA=25 °C See Note 12 61 67 dB Total harmonic distortion THD fS = 480ksps, fOUT = 1kHz BW = 20kHz, TA=25 °C See Note 12 -69 -62 dB Spurious free dynamic range SPFDR fS = 480ksps, fOUT = 1kHz BW = 20kHz, TA = 25 °C See Note 12 63 74 dB Reference Configured as Input Reference input resistance RREF 10 M Ω Reference input capacitance CREF 55 pF Reference feedthrough VREF=1VPP at 1kHz + 1.024V d.c., DAC code 0 -60 dB Reference input bandwidth VREF= 0.2VPP + 1.024V d.c. DAC code 2048 Slow Fast 500 900 kHz kHz Reference Configured as Output Low reference voltage VREFOUTL 1.003 1.024 1.045 V High reference voltage VREFOUTH VDD > 4.75V 2.027 2.048 2.069 V Output source current IREFSRC 1mA Output sink current IREFSNK -1 mA Load Capacitance 100 pF PSRR -48 dB Digital Inputs High level input current IIH Input voltage = DVDD 1 µA Low level input current IIL Input voltage = 0V -1 µA Input capacitance CI 8pF Notes: 1. Integral non-linearity (INL) is the maximum deviation of the output from the line between zero and full scale excluding the effects of zero code and full scale errors). 2. Differential non-linearity (DNL) is the difference between the measured and ideal 1LSB amplitude change of any adjacent two codes. A guarantee of monotonicity means the output voltage changes in the same direction (or remains constant) as a change in digital input code. 3. Zero code error is the voltage output when the DAC input code is zero. 4. Gain error is the deviation from the ideal full scale output excluding the effects of zero code error. 5. Power supply rejection ratio is measured by varying AVDD from 4.5V to 5.5V and measuring the proportion of this signal imposed on the zero code error and the gain error. 6. Zero code error and Gain error temperature coefficients are normalised to full scale voltage. 7. Output load regulation is the difference between the output voltage at full scale with a 10k Ω load and 2kΩ load. It is expressed as a percentage of the full scale output voltage with a 10k Ω load. |
|
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |