công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

WM2623CD bảng dữ liệu(PDF) 5 Page - Wolfson Microelectronics plc

tên linh kiện WM2623CD
Giải thích chi tiết về linh kiện  Low Power 8-bit Serial Input DAC
PDF  10 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  WOLFSON [Wolfson Microelectronics plc]
Trang chủ  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM2623CD bảng dữ liệu(HTML) 5 Page - Wolfson Microelectronics plc

  WM2623CD Datasheet HTML 1Page - Wolfson Microelectronics plc WM2623CD Datasheet HTML 2Page - Wolfson Microelectronics plc WM2623CD Datasheet HTML 3Page - Wolfson Microelectronics plc WM2623CD Datasheet HTML 4Page - Wolfson Microelectronics plc WM2623CD Datasheet HTML 5Page - Wolfson Microelectronics plc WM2623CD Datasheet HTML 6Page - Wolfson Microelectronics plc WM2623CD Datasheet HTML 7Page - Wolfson Microelectronics plc WM2623CD Datasheet HTML 8Page - Wolfson Microelectronics plc WM2623CD Datasheet HTML 9Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 10 page
background image
Production Data
WM2623
WOLFSON MICROELECTRONICS LTD
PD Rev 1.0 October 2000
5
SERIAL INTERFACE
NCS
FS
SCLK
DIN
12
3
4
5 15
16
D0
D1
D12
D13
D14
D15
t
WL
t
WH
t
SUD
t
HD
t
SUCSFS
t
SUC16CS
t
WHFS
t
SUFSCLK
t
SUC16FS
Figure 1 Timing Diagram
Test Conditions:
RL = 10k
Ω, CL = 100pF. VDD = 5V ±10%, VREF = 2.048V and VDD = 3V ±10%, VREF = 1.024V over recommended operating
free-air temperature range (unless noted otherwise).
SYMBOL
TEST CONDITIONS
MIN
TYP
MAX
UNIT
tSUCSFS
Setup time NCS low before falling FS edge.
10
ns
tSUFS
Setup time FS low before first falling SCLK edge.
8ns
tSUC16FS
Setup time, 16
th falling SCLK edge after FS low on
which data bit D0 is sampled before rising edge of FS.
10
ns
tSUC16CS
Setup time, 16
th rising SCLK edge (first after data bit
D0 sampled) before NCS rising edge. If FS is used
instead of the 16
th rising edge to update the DAC, this
setup time is between the FS rising edge and the NCS
rising edge.
10
ns
tWH
Pulse duration, SCLK high.
25
ns
tWL
Pulse duration, SCLK low.
25
ns
tSUD
Setup time, data ready before SCLK falling edge.
8ns
tHD
Hold time, data held valid after SCLK falling edge.
5ns
tWHFS
Pulse duration, FS high.
20
ns



Html Pages

1 2 3 4 5 6 7 8 9 10


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com