công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

Preview PDF HTML

WM0832IP bảng dữ liệu(PDF) 12 Page - Wolfson Microelectronics plc

tên linh kiện WM0832IP
Giải thích chi tiết về linh kiện  8-Bit ADCs with Serial Interface and Differential or Dual Inputs
PDF  14 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  WOLFSON [Wolfson Microelectronics plc]
Trang chủ  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM0832IP bảng dữ liệu(HTML) 12 Page - Wolfson Microelectronics plc

Back Button WM0832IP Datasheet HTML 6Page - Wolfson Microelectronics plc WM0832IP Datasheet HTML 7Page - Wolfson Microelectronics plc WM0832IP Datasheet HTML 8Page - Wolfson Microelectronics plc WM0832IP Datasheet HTML 9Page - Wolfson Microelectronics plc WM0832IP Datasheet HTML 10Page - Wolfson Microelectronics plc WM0832IP Datasheet HTML 11Page - Wolfson Microelectronics plc WM0832IP Datasheet HTML 12Page - Wolfson Microelectronics plc WM0832IP Datasheet HTML 13Page - Wolfson Microelectronics plc WM0832IP Datasheet HTML 14Page - Wolfson Microelectronics plc  
Zoom Inzoom in Zoom Outzoom out
 12 / 14 page
background image
Wolfson Microelectronics
12
WM0831, WM0832
Functional Description (continued)
Analogue Inputs.
While sampling the analogue inputs short spikes of
current enter a “+” input and flow out of the corresponding
“-” input at the clock edges during conversion. This
current does not cause errors as it decays rapidly and the
internal comparator is strobed at the end of a clock
period. Care should be exercised if bypass capacitors are
used at the inputs, as an apparent offset error can be
caused by the capacitor averaging the input current and
developing a voltage across the source resistance.
Bypass capacitors should not be used with a source
resistance greater than 1k
Ω.
In considering error sources, input leakage current will also
cause a voltage drop across the source resistance and
hence high impedance sources should be buffered.
In differential mode there is a 1/2 clock period interval be-
tween sampling the “+” and the “-” inputs. If there is a change
in common mode voltage during this interval an error could
notionally result.
For a sinusoidal common mode signal the error is given
by:
VERROR = VPEAK (2
πfCM) (1/(2fCLK))
Where
VPEAK = Peak common mode voltage
fCM = Common mode signal frequency
fCLK = Clock frequency.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com