MPC5200B_10 datasheet(24/72 Pages) FREESCALE

24 / 72 page

MPC5200B Data Sheet, Rev. 4

Freescale Semiconductor

NOTES:

1. ACK can shorten the CS pulse width.

Wait States (WS) can be programmed in the Chip Select X Register, Bit field WaitP and WaitX. It can be specified from

0–65535.

2. In Large Flash and MOST Graphics mode the shared PCI/ATA pins, used as address lines, are released at the same moment

as the CS. This can cause the address to change before CS is deasserted.

3. ACK is input and can be used to shorten the CS pulse width.

4. Only available in Large Flash and MOST Graphics mode.

5. Only available in MOST Graphics mode.

6. Deadcycles are only used, if no arbitration to an other module (ATA or PCI) of the shared local bus happens. If arbitration

happens the bus can be driven within 4 IPB clocks by an other modules.

t10

DATA input setup before CS negation

8.5

—ns

—

A7.12

t11

DATA input hold after CS negation

(DC + 1) × tPCIck

(6)

A7.13

t12

ACK assertion after CS assertion

tPCIck

—ns

(3)

A7.14

t13

ACK negation after CS negation

—tPCIck

(3)

A7.15

t14

TS assertion before CS assertion

—6.9

(4)

A7.16

t15

TS pulse width

tPCIck

(4)

A7.17

t16

TSIZ valid before CS assertion

tIPBIck

—ns

(5)

A7.18

t17

TSIZ hold after CS negation

tIPBIck

—ns

(5)

A7.19

t18

ACK change before PCI clock

—2.0

(1)

A7.20

t19

ACK change after PCI clock

—4.4

(1)

A7.21

Table 24. Non-MUXed Mode Timing (continued)

Sym

Description

Min

Max

Units

Notes

SpecID

MPC5200B bảng dữ liệu(PDF) 24 Page - Freescale Semiconductor, Inc

MPC5200B bảng dữ liệu(HTML) 24 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72

bảng dữ liệu tải về

Link URL