LTC2471CDDPBF datasheet(10/20 Pages) LINER

10 / 20 page

LTC2471/LTC2473

24713f

APPLICATIONS INFORMATION

Figure 5. Deﬁnition of Timing for Fast/Standard Mode Devices on the I2C Bus

The LTC2471/LTC2473 can only be addressed as a slave.

It can only transmit the last conversion result. The serial

clock line, SCL, is always an input to the LTC2471/LTC2473

and the serial data line SDA is bidirectional. Figure 5 shows

the deﬁnition of the I2C timing.

The START and STOP Conditions

A START (S) condition is generated by transitioning SDA

from HIGH to LOW while SCL is HIGH. The bus is consid-

ered to be busy after the START condition. When the data

transfer is ﬁnished, a STOP (P) condition is generated by

transitioning SDA from LOW to HIGH while SCL is HIGH.

The bus is free after a STOP is generated. START and STOP

conditions are always generated by the master.

When the bus is in use, it stays busy if a repeated START

(Sr) is generated instead of a STOP condition. The repeated

START timing is functionally identical to the START and

is used for reading from the device before the initiation

of a new conversion.

Data Transferring

After the START condition, the I2C bus is busy and data

transfer can begin between the master and the addressed

slave. Data is transferred over the bus in groups of nine

bits, one byte followed by one acknowledge (ACK) bit. The

master releases the SDA line during the ninth SCL clock

cycle. The slave device can issue an ACK by pulling SDA

LOW or issue a Not Acknowledge (NAK) by leaving the

SDA line HIGH impedance (the external pull-up resistor

will hold the line HIGH). Change of data only occurs while

the clock line (SCL) is LOW.

Output Data Format

After a START condition, the master sends a 7-bit address

followed by a read request (R) bit. The bit R is 1 for a

Read Request. If the 7-bit address matches the LTC2471/

LTC2473’saddress(0010100or1010100,dependingonthe

state of the pin A0) the ADC is selected. When the device is

addressed during the conversion state, it does not accept

SDA

SCL

SSr

tHD(STA)

tHD(DAT)

tSU(STA)

tSU(STO)

tSU(DAT)

tLOW

tHD(SDA)

tSP

tBUF

tHIGH

24713 F05

LTC2471CDDPBF bảng dữ liệu(PDF) 10 Page - Linear Technology

LTC2471CDDPBF bảng dữ liệu(HTML) 10 Page - Linear Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20

bảng dữ liệu tải về

Link URL