DM9301FP datasheet(8/22 Pages) DAVICOM

tên linh kiện	DM9301FP

Giải thích chi tiết về linh kiện	100Mbps Ethernet Fiber/Twisted Pair Single Chip Media Converter

PDF	22 Pages

Scroll/Zoom	100%

nhà sản xuất	DAVICOM [Davicom Semiconductor, Inc.]

Trang chủ	http://www.davicom.com.tw

Logo

8 / 22 page

DM9301FP

100Mbps Ethernet Fiber/Twisted Pair Single Chip Media Converter

Final

Version: DM9301FP-DS-F03

June 06, 2007

Diagnostic Port Interface (Continued)

39, 40

MUXCTL1,

MUXCTL0

Mux. Control 1 and 0:

Used for testing the DM9301FP Data Paths. Set to zero

for normal operation.

Initiated at an H/W reset. Active high.

MUXCTL1 MUXCTL0

DATA PATH

Normal, FX to TX and TX to FX

TX Transmit from TXD[4:0]

TXCLK from TX PLL

TX Receive to RXD[4:0]

RXCLK from TX receive clock

FX Transmit from TXD[4:0]

TXCLK from FX PLL

FX Receive to RXD[4:0]

RXCLK from FX receive clock

TX Transmit from TXD[4:0]

TXCLK from TX PLL

FX Receive to RXD[4:0]

RXCLK from FX receive clock

65, 54,

55, 57,

58, 60,

TPO6, TPO5,

TPO4, TPO3,

TPO2, TPO1,

TPO0

Test Port Output:

Reflects the DM9301FP internal status. Selection of

status indicators is made by using TPEN and TPMUX.

Initiated at an H/W reset. Active high.

92, 91, 89,

TPI3, TPI2, TPI1,

TPI0,

Test Port Input:

Controls the DM9301FP internal test features. Selection

of input control is made by using TPEN and TPMUX.

TPEN must be true (one) for this signal to take effect.

Initiated at an H/W reset. Active high.

DM9301FP bảng dữ liệu(PDF) 8 Page - Davicom Semiconductor, Inc.

DM9301FP bảng dữ liệu(HTML) 8 Page - Davicom Semiconductor, Inc.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22

bảng dữ liệu tải về

Link URL