DM9103 datasheet(28/89 Pages) DAVICOM

28 / 89 page

DM9103

3-port switch with PCI Interface

Preliminary datasheet

DM9103-DS-P02

September 26, 2007

6.2.7 Network Operation Mode Register (CR6)

Bit

Name

Default

Description

Reserved

0,RO

Must be Zero

30:29

Reserved

0,RO

Reserved

28:25

Reserved

0001,RO

0001: normal mode

0011: memory test mode (CR13/14 enable)

24:23

Reserved

00,RO

Must be Zero

Reserved

0,RO

Reserved

0,RO

Reserved

0,RW

Reserved

0,RW

Reserved

0,RO

Reserved

MII_CNTL

0,RW

MII Management Pin Control

Set this bit to enable CR9 bit 16~19 to control MII management pin (MDC,MDIO)

1PKT

0,RW

One Packet Mode

When this bit is set, only one packet is stored at TX FIFO

15:14

Reserved

0,RO

Reserved

TXSC

0,RW

Transmit Start/Stop Command

When set, the transmit process will begin by fetching the transmit descriptor for

available packet data to be transmitted (running state). If the fetched descriptor is

owned by the host, transmit process will enter the suspend state and transmit buffer

unavailable (CR5<2>) is set. Otherwise it will begin to move data from host to

FIFO and transmit out after reaching threshold value.

When reset, the transmit process is placed in the stopped state after completing the

transmission of the current frame.

Reserved

0,RO

Reserved

11:10

LBM

0,RW

Loop-back Mode

These bits decide two loop-back modes, MAC and PHY, besides normal

operation. These loop-back modes expect transmitted data back to receive path

and ignore collision detection.

Bit11

Bit10

Loop-back Mode

Normal

Internal loop-back

Reserved

0,RO

Reserved

0,RO

Must be Zero

PAM

0,RW

Pass All Multicast

When set, any packet with a multicast destination address is received by the

DM9103. The packet with a physical address will also be filtered based on the

filter mode setting

0,RW

Promiscuous Mode

When set, any incoming valid frame is received by the DM9103, and no matter

what the destination address is. The DM9103 is initialized to this mode after reset

operation.

Reserved

0,RW

Must be Zero.

DM9103 bảng dữ liệu(PDF) 28 Page - Davicom Semiconductor, Inc.

DM9103 bảng dữ liệu(HTML) 28 Page - Davicom Semiconductor, Inc.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89

bảng dữ liệu tải về

Link URL