DM9008 datasheet(21/68 Pages) DAVICOM

21 / 68 page

DM9008

ISA/Plug & Play Super Ethernet Contoller

Final

Version: DM9008-DS-F02

November 30, 2000

Interrupt Mask Register (IMR)

The Interrupt Mask Register is used to mask interrupts. Each

interrupt mask bit corresponds to a bit in the Interrupt Status

issued whenever the corresponding bit in the ISR is set. If any

bit in the IMR is set low, an interrupt will not occur when the bit

in the ISR is set. The IMR powers up all zeroes.

RDCE

CNTE

OVWE

TXEE

RXEE

PTXE

PRXE

Bit

Symbol

Description

PRXE

PACKET RECEIVED INTERRUPT ENABLE

Enables interrupt when packet is received

PTXE

PACKET TRANSMITTED INTERRUPT ENABLE

Enables interrupt when packet is transmitted

RXEE

RECEIVE ERROR INTERRUPT ENABLE

Enables interrupt when packet is received with error

TXEE

TRANSMIT ERROR INTERRUPT ENABLE

Enables interrupt when packet transmission results in error

OVWE

OVERWRITE WARNING INTERRUPT ENABLE

Enables interrupt when Buffer Management Logic lacks sufficient buffers to store

incoming packet

CNTE

COUNTER OVERFLOW INTERRUPT ENABLE

Enables interrupt when MSB of one or more of the Network Tally counters has been set

RDCE

DMA COMPLETE INTERRUPT ENABLE

Enables interrupt when Remote DMA transfer has been completed

Reserved

DM9008 bảng dữ liệu(PDF) 21 Page - Davicom Semiconductor, Inc.

DM9008 bảng dữ liệu(HTML) 21 Page - Davicom Semiconductor, Inc.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68

bảng dữ liệu tải về

Link URL