DRV604PWPR datasheet(5/21 Pages) TI

5 / 21 page

DRV604

www.ti.com

SLOS659 – JANUARY 2010

ELECTRICAL CHARACTERISTICS

PVDD_LD = PVDD_HP = 3.3 V, RLD = 5 kΩ, RHP = 32 Ω, RFB = 20 kΩ, RIN = 10 kΩ, TA = 25°C, Charge pump: CCP_LD =

CCP_HP = 1.0 µF (unless otherwise noted)

DRV604

PARAMETER

TEST CONDITIONS

UNIT

MIN

TYP

MAX

|Vos|

Output offset voltage

PVDD = 3.3 V

PSRR

Power supply rejection ratio

VOH

High level output voltage

PVDD = 3.3 V

3.1

VOL

Low level output voltage

PVDD = 3.3 V

–3.05

Vuvp_on

PVDD, undervoltage detection

Internal under-voltage detection.

2.8

PVDD, undervoltage detection,

Vuvp_hysteresis

200

hysteresis

Vuvp

External undervoltage detection

1.25

External undervoltage detection

IHys

µA

hysteresis current

Fcp

Charge pump switching frequency

260

700

kHz

|IIH|

High level input current

PVDD = 3.3 V, VIH = PVDD, EN_HP, EN_LD

µA

|IIL|

low level input current

PVDD = 3.3 V, VIL = 0 V, EN_HP, EN_LD

µA

Supply current, no load

PVDD, EN_LD, EN_HP = 3.3 V

Supply current, line driver, no load

PVDD, EN_LD = 3.3 V, EN_HP = GND

I(PVDD)

Supply current, headphone, no load

PVDD, EN_LD = GND, EN_HP = 3.3 V

PVDD = 3.3 V, EN_LD, EN_HP = GND,

Supply current, disabled

2.5

Ex_UVP = GND

Tsd

Thermal shutdown

150

°C

Thermal shutdown hysteresis

°C

ELECTRICAL CHARACTERISTICS, LINE DRIVER

PVDD_LD = PVDD_HP = 3.3 V, Rload = 5 kΩ, RFB = 20 kΩ, RIN = 10 kΩ, TA = 25°C, Charge pump: CCP_LD = CCP_HP = 1.0 µF

(unless otherwise noted)

DRV604

UNIT

PARAMETER

TEST CONDITIONS

MIN

TYP

MAX

Output voltage, outputs in phase

1% THD+N, f = 1 kHz, 10 k

Ω load

2.1

Vrms

THD+N

Total harmonic distortion plus noise

f = 1 kHz, 10 k

Ω load, VO = 2 Vrms

0.001%

SNR

Signal-to-noise ratio

A-weighted, AES17 filter, 2 Vrms ref

109

DNR

Dynamic range

A-weighted, AES17 filter, 2 Vrms ref

109

Noise voltage

A-weighted, AES17 filter

Slew rate

4.5

V/µS

GBW

Unity gain bandwidth

MHz

Crosstalk – Line L-R & R-L

10 k

Ω load, VO = 2 Vrms

-100

Vincm_pos

Positive common-mode input voltage

+2.0

Vincm_neg

Negative common-mode input voltage

-3.0

Ilimit

Current limit

PVDD = 3.3 V

Maximum capacitive load

220

Submit Documentation Feedback

Product Folder Link(s) :DRV604

DRV604PWPR bảng dữ liệu(PDF) 5 Page - Texas Instruments

DRV604PWPR bảng dữ liệu(HTML) 5 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21

bảng dữ liệu tải về

Link URL