PCA9536DP datasheet(8/22 Pages) NXP

8 / 22 page

PCA9536_5

Product data sheet

Rev. 05 — 25 January 2010

8 of 22

NXP Semiconductors

PCA9536

4-bit I2C-bus and SMBus I/O port

Fig 7.

Write to Output Port register

0000010

START condition

R/W

acknowledge

from slave

002aab854

acknowledge

from slave

SCL

SDA

write to port

data out

from port

tv(Q)

command byte

acknowledge

from slave

data to port

DATA 1

slave address

0000001

STOP

condition

data 1 valid

Fig 8.

Write to Configuration register or Polarity Inversion register

0000010

START condition

R/W

acknowledge

from slave

002aab855

acknowledge

from slave

SCL

SDA

data to

command byte

acknowledge

from slave

data to register

DATA

slave address

000000 1/0

STOP

condition

Fig 9.

Read from register

0000010

START condition

R/W

acknowledge

from slave

002aab856

acknowledge

from slave

SDA

command byte

acknowledge

from master

data from register

DATA (first byte)

slave address

STOP

condition

(repeated)

START condition

(cont.)

0000011

R/W

acknowledge

from slave

slave address

at this moment master-transmitter becomes master-receiver

and slave-receiver becomes slave-transmitter

no acknowledge

from master

data from register

DATA (last byte)

PCA9536DP bảng dữ liệu(PDF) 8 Page - NXP Semiconductors

PCA9536DP bảng dữ liệu(HTML) 8 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22

bảng dữ liệu tải về

Link URL