ST8024S datasheet(7/27 Pages) SITRONIX

7 / 27 page

ST8024S

Ver 0.39

Page 7/27

2008/05/05

read, set

to "L” for one cycle (from falling edge to failing edge of XCK), after which it returns to

"H".

During input, the chip is selected while El is set to "L" after the LP signal is input. The

chip is non-selected after 240 bits of data have been read.

Y1 -Y240

LCD drive output pins

Corresponding directly to each bit of the data latch, one level (V0, V12, V43, or VSS) is

selected and output.

Table of truth values is shown in "TRUTH TABLE" in Functional Operations.

(Common mode)

SYMBOL

FUNCTION

VDD

Logic system power supply pin, connected to +2.5 to +5.5 V.

GND

Ground pin

LGND

Logic ground pin

Do not short LGND with GND and Vss by ITO on LCD panel

Connect it to GND on PCB or FPC.

VSS

Connect to GND by ITO on LCD panel.

V0L, V0R

V12L, V12R

V43L, V43R

Bias power supply pins for LCD drive voltage

Normally use the bias voltages set by a resistor divider.

Ensure that voltages are set such that VSS < V43 < V12 < V0.

ViL and ViR (i = 0,12, 43) must connect to an external power supply, and supply regular

voltage which is assigned by specification for each power pin.

ElO1

Shift data input/output pin for bi-directional shift register

Output pin when L/R is at LGND level "L', input pin when L/R is at VDD level "H".

When L/R = H, ElO1 is used as input pin, it will be pulled down.

When L/R = L, ElO1 is used as output pin, it won't be pulled down.

Refer to section 6.2.2.

EIO2

Shift data input/output pin for bi-directional shift register

Input pin when L/R is at LGND level "L", output pin when L/R is at VDD level "H".

When L/R = L, EIO2 is used as input pin, it will be pulled down.

When L/R = H, EIO2 is used as output pin, it won't be pulled down.

Refer to section 6.2.2.

Shift clock pulse input pin for bi-directional shift register

Data is shifted at the falling edge of the clock pulse.

L/R

Input pin for selecting the shift direction of bi-directional shift register

Data is shifted from Y240 to Y1 when set to LGND level "L", and data is shifted from Y1 to

Y240 when set to VDD level "H".

Refer to section 6.2.2.

/DISPOFF

Control input pin for output of non-select level

The input signal is level-shifted from logic voltage level to LCD drive voltage level, and

controls the LCD drive circuit.

When set to LGND level "L", the LCD drive output pins (Y1-Y240) are set to level LGND.

When set to "L”, the contents of the shift register are reset to not reading data. When

the /DISPOFF function is canceled, the driver outputs non-select level (V12 or V43), and

the shift data is read at the next falling edge of the LP. At that time, if /DISPOFF

removal time does not correspond to what is shown in AC characteristics, the shift data

is not read correctly.

Table of truth values is shown in "TRUTH TABLE" in Functional Operations.

AC signal input pin for LCD drive waveform

The input signal is level-shifted from logic voltage level to LCD drive voltage level, and

controls the LCD drive circuit.

Normally it inputs a frame inversion signal.

The LCD drive output pins' output voltage levels can be set using the shift register

output signal and the FR signal.

Table of truth values is shown in "TRUTH TABLE" in Functional Operations.

Mode selection pin

When set to LGND level "L", single mode operation is selected; when set to VDD level

ST8024S bảng dữ liệu(PDF) 7 Page - Sitronix Technology Co., Ltd.

ST8024S bảng dữ liệu(HTML) 7 Page - Sitronix Technology Co., Ltd.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27

bảng dữ liệu tải về

Link URL