| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
ATmega1284P bảng dữ liệu(PDF) 48 Page - ATMEL Corporation |
|
|
|||||||||||||||||||||||||||||
ATmega1284P bảng dữ liệu(HTML) 48 Page - ATMEL Corporation |
|
48 / 468 page ![]() 48 8152G–AVR–11/09 ATmega164PA/324PA/644PA/1284P 9.12 Register Description 9.12.1 SMCR – Sleep Mode Control Register The Sleep Mode Control Register contains control bits for power management. • Bits 3, 2, 1 – SM2:0: Sleep Mode Select Bits 2, 1, and 0 These bits select between the five available sleep modes as shown in Table 9-2. Note: 1. Standby modes are only recommended for use with external crystals or resonators. • Bit 0 – SE: Sleep Enable The SE bit must be written to logic one to make the MCU enter the sleep mode when the SLEEP instruction is executed. To avoid the MCU entering the sleep mode unless it is the programmer’s purpose, it is recommended to write the Sleep Enable (SE) bit to one just before the execution of the SLEEP instruction and to clear it immediately after waking up. Bit 7 6 543210 0x33 (0x53) –– –– SM2 SM1 SM0 SE SMCR Read/Write RRRR R/W R/W R/W R/W Initial Value 0 0 000000 Table 9-2. Sleep Mode Select SM2 SM1 SM0 Sleep Mode 000 Idle 0 0 1 ADC Noise Reduction 010 Power-down 011 Power-save 100 Reserved 101 Reserved 110 Standby(1) 1 1 1 Extended Standby(1) |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |