ATtiny261-ESSZ datasheet(84/227 Pages) ATMEL

84 / 227 page

7753C–AVR–07/09

ATtiny261/ATtiny461/ATtiny861

The following code examples show how to do an atomic write of the TCNT0H/L register con-

tents. Writing any of the OCR0A/B registers can be done by using the same principle.

Note:

1. The example code assumes that the part specific header file is included.

For I/O registers located in extended I/O map, “IN”, “OUT”, “SBIS”, “SBIC”, “CBI”, and “SBI”

instructions must be replaced with instructions that allow access to extended I/O. Typically

“LDS” and “STS” combined with “SBRS”, “SBRC”, “SBR”, and “CBR”.

The assembly code example requires that the r17:r16 register pair contains the value to be writ-

ten to TCNT0H/L.

14.9.1

Reusing the temporary high byte register

If writing to more than one 16-bit register where the high byte is the same for all registers written,

then the high byte only needs to be written once. However, note that the same rule of atomic

operation described previously also applies in this case.

Assembly Code Example

TIM0_WriteTCNT

; Save global interrupt flag

r18,SREG

; Disable interrupts

cli

; Set TCNT

0 to r17:r16

out

TCNT

0H,r17

out

TCNT

0L,r16

; Restore global interrupt flag

out

SREG,r18

ret

C Code Example

void

TIM0_WriteTCNT0( unsigned int i )

{

unsigned char

sreg;

/* Save global interrupt flag */

sreg = SREG;

/* Disable interrupts */

_CLI();

/* Set TCNT0 to i */

TCNT0H = (i >> 8);

TCNT0L = (unsigned char)i;

/* Restore global interrupt flag */

SREG = sreg;

}

ATtiny261-ESSZ bảng dữ liệu(PDF) 84 Page - ATMEL Corporation

ATtiny261-ESSZ bảng dữ liệu(HTML) 84 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL