ICS8430-62 datasheet(13/23 Pages) IDT

13 / 23 page

ICS8430-62 Datasheet

500MHz CRYSTAL-TO-3.3V, 2.5V DIFFERENTIAL LVPECL FREQUENCY SYNTHESIZER

ICS8430AY-62 REVISION A JULY 2, 2009

Recommendations for Unused Input and Output Pins

Inputs:

Crystal Inputs

For applications not requiring the use of the crystal oscillator input,

both XTAL_IN and XTAL_OUT can be left floating. Though not

required, but for additional protection, a 1k

Ω resistor can be tied from

XTAL_IN to ground.

REF_CLK Input

For applications not requiring the use of the reference clock, it can be

left floating. Though not required, but for additional protection, a 1k

Ω

resistor can be tied from the REF_CLK to ground.

LVCMOS Control Pins

All control pins have internal pullups or pulldowns; additional

resistance is not required but can be added for additional protection.

A 1k

Ω resistor can be used.

Outputs:

TEST Output

The unused TEST output can be left floating. There should be no

trace attached.

LVPECL Outputs

All unused LVPECL outputs can be left floating. We recommend that

there is no trace attached. Both sides of the differential output pair

should either be left floating or terminated.

Termination for 3.3V LVPECL Outputs

The clock layout topology shown below is a typical termination for

LVPECL outputs. The two different layouts mentioned are

recommended only as guidelines.

The differential outputs are low impedance follower outputs that

generate ECL/LVPECL compatible outputs. Therefore, terminating

resistors (DC current path to ground) or current sources must be

used for functionality. These outputs are designed to drive 50

Ω

transmission lines. Matched impedance techniques should be used

to maximize operating frequency and minimize signal distortion.

Figures 5A and 5B show two different layouts which are

recommended only as guidelines. Other suitable clock layouts may

exist and it would be recommended that the board designers

simulate to guarantee compatibility across all printed circuit and clock

component process variations.

Figure 5A. 3.3V LVPECL Output Termination

Figure 5B. 3.3V LVPECL Output Termination

3.3V

CC - 2V

Ω

RTT

o = 50Ω

RTT =

* Z

((V

OH + VOL) / (VCC – 2)) – 2

3.3V

LVPECL

Input

Ω

3.3V

125

Ω

125

Ω

o = 50Ω

LVPECL

Input

3.3V

ICS8430-62 bảng dữ liệu(PDF) 13 Page - Integrated Device Technology

ICS8430-62 bảng dữ liệu(HTML) 13 Page - Integrated Device Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23

bảng dữ liệu tải về

Link URL