IMX35 datasheet(17/148 Pages) FREESCALE

17 / 148 page

i.MX35 Applications Processors for Automotive Products, Rev. 6

Freescale Semiconductor

4.3

Supply Power-Up/Power-Down Requirements and Restrictions

This section provides power-up and power-down sequence guidelines for the i.MX35 processor.

CAUTION

Any i.MX35 board design must comply with the power-up and power-down

sequence guidelines as described in this section to guarantee reliable

operation of the device. Any deviation from these sequences can result in

irreversible damage to the i.MX35 processor (worst-case scenario).

Stop

VDD1,2,3,4 = 1.1 V (min.)

ARM is in wait for interrupt mode.

MAX is halted

L2 cache is kept powered.

L2 cache control logic off.

AWB enabled.

MCU PLL is off.

PER PLL is off.

All clocks are gated off.

OSC 24 MHz is on

OSC audio is off

RNGC internal osc is off

1.1

400

µA

2.2

1.2

2.2

Static

VDD1,2,3,4 = 1.1 V (min.)

ARM is in wait for interrupt mode.

MAX is halted

L2 cache is kept powered.

L2 cache control logic off.

AWB enabled.

MCU PLL is off.

PER PLL is off.

All clocks are gated off.

OSC 24MHz is on

OSC audio is off

RNGC internal osc is off

820

µA

1.7

µA

Note: Typical column: TA = 25

°C

Note: Maximum column: TA = 85

°C

Table 10. i.MX35 Power Modes (continued)

Power

Mode

Description

QVCC (ARM/L2

Peripheral)

MVDD/PVDD

OSC24M_VDD

OSC_AUDO_VDD

Typ.

Max.

Typ.

Max.

Typ.

Max.

IMX35 bảng dữ liệu(PDF) 17 Page - Freescale Semiconductor, Inc

IMX35 bảng dữ liệu(HTML) 17 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL