PIC18F44J10-ISLASHSOSQTP datasheet(264/368 Pages) MICROCHIP

264 / 368 page

PIC18F45J10 FAMILY

DS39682E-page 262

BTFSC

Bit Test File, Skip if Clear

Syntax:

BTFSC f, b {,a}

Operands:

≤ f ≤ 255

≤ b ≤ 7

∈ [0,1]

Operation:

skip if (f<b>) = 0

Status Affected:

None

Encoding:

1011

bbba

ffff

Description:

If bit ‘b’ in register ‘f’ is ‘0’, then the next

instruction is skipped. If bit ‘b’ is ‘0’, then

the next instruction fetched during the

current instruction execution is discarded

and a NOP is executed instead, making

this a two-cycle instruction.

If ‘a’ is ‘0’, the Access Bank is selected. If

‘a’ is ‘1’, the BSR is used to select the

GPR bank (default).

If ‘a’ is ‘0’ and the extended instruction

set is enabled, this instruction operates in

Indexed Literal Offset Addressing

mode whenever f

≤ 95 (5Fh).

See Section 22.2.3 “Byte-Oriented and

Bit-Oriented Instructions in Indexed

Literal Offset Mode”

for details.

Words:

Cycles:

1(2)

Note:

3 cycles if skip and followed

by a 2-word instruction.

Q Cycle Activity:

Decode

Read

Process

Data

operation

If skip:

operation

If skip and followed by 2-word instruction:

operation

Example:

HERE

FALSE

TRUE

BTFSC

FLAG, 1, 0

Before Instruction

address (HERE)

After Instruction

If FLAG<1>

address (TRUE)

If FLAG<1>

address (FALSE)

BTFSS

Bit Test File, Skip if Set

Syntax:

BTFSS f, b {,a}

Operands:

≤ f ≤ 255

≤ b < 7

∈ [0,1]

Operation:

skip if (f<b>) = 1

Status Affected:

None

Encoding:

1010

bbba

ffff

Description:

If bit ‘b’ in register ‘f’ is ‘1’, then the next

instruction is skipped. If bit ‘b’ is ‘1’, then

the next instruction fetched during the

current instruction execution is discarded

and a NOP is executed instead, making

this a two-cycle instruction.

If ‘a’ is ‘0’, the Access Bank is selected. If

‘a’ is ‘1’, the BSR is used to select the

GPR bank (default).

If ‘a’ is ‘0’ and the extended instruction

set is enabled, this instruction operates

in Indexed Literal Offset Addressing

mode whenever f

≤ 95 (5Fh).

See Section 22.2.3 “Byte-Oriented and

Bit-Oriented Instructions in Indexed

Literal Offset Mode”

for details.

Words:

Cycles:

1(2)

Note:

3 cycles if skip and followed

by a 2-word instruction.

Q Cycle Activity:

Decode

Read

Process

Data

operation

If skip:

operation

If skip and followed by 2-word instruction:

operation

Example:

HERE

FALSE

TRUE

BTFSS

FLAG, 1, 0

Before Instruction

address (HERE)

After Instruction

If FLAG<1>

address (FALSE)

If FLAG<1>

address (TRUE)

PIC18F44J10-I/SOSQTP bảng dữ liệu(PDF) 264 Page - Microchip Technology

PIC18F44J10-I/SOSQTP bảng dữ liệu(HTML) 264 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL