MCP98242-BESLASHST datasheet(33/52 Pages) MICROCHIP

33 / 52 page

DS21996C-page 33

MCP98242

5.3.3.1

Software Write Protect (SWP)

The SWP feature is invoked by writing to the

write-protect register. This is done by sending an

Address Byte similar to a normal Write command.

Figure 5-14 shows the timing diagram. SWP can be

cleared

using

the

CWP

command.

See

Section 5.3.3.2 “Clear Write Protect (CWP)”.

The Slave Address bits need to correspond to the

address pin logic configuration. For SWP, a high

voltage VHI_WP needs to be applied to the A0 pin and

the corresponding slave address needs to be set to ‘1’,

as shown in Table 5-3. Both A2 and A1 pins are

grounded and the corresponding slave address bits are

set to ‘0’.

The device response in this mode is shown in Table 5-

4 and Table 5-5.

FIGURE 5-12:

Timing Diagram for Setting Software Write Protect (See Section 4.0 “Serial

Communication”).

5.3.3.2

Clear Write Protect (CWP)

The CWP feature is invoked by writing to the clear

write-protect register. This is done by sending an

Address Byte similar to a normal Write command.

Figure 5-14 shows the timing diagram. CWP clears

SWP only. PWP can not be cleared using this

command.

The Slave Address bits need to correspond to the

address pin logic configuration. For CWP, a high

voltage VHI_WP needs to be applied to the A0 pin and

the corresponding slave address needs to be set to ‘1’.

The A1 pin is set to VDD and the corresponding slave

address bit is set to ‘1’. And A2 pins is set to ground

and the corresponding slave address bits are set to ‘0’.

Table 5-3 shows the bit configuration. The device

response in this mode is shown in Table 5-4 and

Table 5-5.

FIGURE 5-13:

Timing Diagram for Setting Clear Write Protect (See Section 4.0 “Serial

Communication”).

SDA

345

SCLK

Address Byte

MCP98242

567

Data

Word Address

MCP98242

Note:

Apply VHI_WP at A0 pin and connect GND to A1 and A2 pins to initiate SWP cycle.

SDA

345

SCLK

Address Byte

MCP98242

567

Data

Word Address

MCP98242

Note:

Apply VHI_WP at A0 pin, apply VDD at A1 pin, connect A2 pin to GND to initiate CWP cycle.

MCP98242-BE/ST bảng dữ liệu(PDF) 33 Page - Microchip Technology

MCP98242-BE/ST bảng dữ liệu(HTML) 33 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52

bảng dữ liệu tải về

Link URL