| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
XR16V698 bảng dữ liệu(PDF) 21 Page - Exar Corporation |
|
|
|||||||||||||||||||||||||||||
XR16V698 bảng dữ liệu(HTML) 21 Page - Exar Corporation |
|
21 / 58 page ![]() XR16V698 21 REV. 1.0.3 2.25V TO 3.6V HIGH PERFORMANCE OCTAL UART WITH 32-BYTE FIFO 2.16 Internal Loopback Each UART channel provides an internal loopback capability for system diagnostic purposes. The internal loopback mode is enabled by setting MCR register bit-4 to logic 1. All regular UART functions operate normally. Figure 11 shows how the modem port signals are re-configured. Transmit data from the transmit shift register output is internally routed to the receive shift register input allowing the system to receive the same data that it was sending. The TX pin is held at HIGH or mark condition while RTS# and DTR# are de-asserted (HIGH), and CTS#, DSR# CD# and RI# inputs are ignored. FIGURE 11. INTERNAL LOOP BACK TX [7:0] RX [7:0] RTS# [7:0] MCR bit-4=1 VCC VCC VCC Transmit Shift Register Receive Shift Register CTS# [7:0] DTR# [7:0] DSR# [7:0] RI# [7:0] CD# [7:0] OP1# OP2# RTS# CTS# DTR# DSR# RI# CD# |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |