CS5566 datasheet(6/30 Pages) CIRRUS

6 / 30 page

CS5566

DS806PP2

5/4/09

SWITCHING CHARACTERISTICS

TA = -40 to +85 °C; V1+ = V2+ = +2.5 V, ±5%; V1- = V2- = -2.5 V, ±5%;

VL - VLR = 3.3 V, ±5%, 2.5 V, ±5%, or 1.8 V, ±5%

Input levels: Logic 0 = 0V Low; Logic 1 = VD+ = High; CL = 15 pF.

BP/UP can be changed coincident CONV falling. BP/UP must remain stable until RDY falls.

If CONV is held low continuously, conversions occur every 1600 MCLK cycles.

If RDY is tied to CONV, conversions will occur every 1602 MCLKs.

If CONV is operated asynchronously to MCLK, a conversion may take up to 1604 MCLKs.

RDY falls at the end of conversion.

10.

RDY will fall when the device is fully operational when coming out of sleep mode.

Figure 1. Converter Status (Not to scale)

Parameter

Symbol

Min

Typ

Max

Unit

Master Clock Frequency

Internal Oscillator

External Clock

XIN

fclk

0.5

8.1

MHz

Master Clock Duty Cycle

Reset

RST Low Time

tres

µs

RST rising to RDY falling

Internal Oscillator

External Clock

twup

240

3084

µs

MCLKs

Conversion

CONV Pulse Width

tcpw

MCLKs

BP/UP setup to CONV falling

(Note 8)

tscn

CONV low to start of conversion

tscn

1182

1186

MCLKs

Perform Single Conversion (CONV high before RDY falling)

tbus

MCLKs

Conversion Time

(Note 9)

Start of Conversion to RDY falling

tbuh

1604

MCLKs

Sleep Mode

SLEEP low to low-power state

SLEEP high to device active (Note 10)

tcon

3083

µs

MCLKs

1182 - 1186 MCLKs

Converter

Status

CONVERT

RDY

IDLE

CONVERT

SDO

ACTIVE

tbus

354 + 64 MCLKs

1600 - 1604 MCLKs

CS5566 bảng dữ liệu(PDF) 6 Page - Cirrus Logic

CS5566 bảng dữ liệu(HTML) 6 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30

bảng dữ liệu tải về

Link URL