| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
SPT9691SCU bảng dữ liệu(PDF) 6 Page - Cadeka Microcircuits LLC. |
|
|
|||||||||||||||||||||||||||||
SPT9691SCU bảng dữ liệu(HTML) 6 Page - Cadeka Microcircuits LLC. |
|
6 / 10 page ![]() SPT9691 GENERAL INFORMATION The SPT9691 is an ultrahigh-speed dual voltage compara- tor. It offers tight absolute characteristics. The device has differential analog inputs and complementary logic outputs compatible with ECL systems. The output stage is adequate for driving terminated 50 ohm transmission lines. The SPT9691 has a complementary latch enable control for each comparator. Both should be driven by standard ECL logic levels. A common mode voltage range of -4 V to +8 V is achieved by a proprietary JFET input design which requires a separate negative power supply (AVEE). The dual comparators have separate AVCC, AVEE, DVEE, and grounds for each comparator to achieve high crosstalk rejec- tion. Single channel operation can be accomplished by float- ing all pins (including the ground and supply pins) of the unused comparator. Power dissipation during single channel operation is 50% of the dissipation during dual channel operation. Figure 2 - Internal Function Diagram CLK BUF LE LE LATCH ECL OUT REF 1 REF 2 DVEE VCC GND PRE AMP + - +IN - IN AV EE Q Q 6 10/6/97 |
|
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |