công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

SPT7710 bảng dữ liệu(PDF) 8 Page - Cadeka Microcircuits LLC.

tên linh kiện SPT7710
Giải thích chi tiết về linh kiện  8-BIT, 150 MSPS, FLASH A/D CONVERTER
PDF  12 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  CADEKA [Cadeka Microcircuits LLC.]
Trang chủ  http://www.cadeka.com
Logo CADEKA - Cadeka Microcircuits LLC.

SPT7710 bảng dữ liệu(HTML) 8 Page - Cadeka Microcircuits LLC.

Back Button SPT7710 Datasheet HTML 4Page - Cadeka Microcircuits LLC. SPT7710 Datasheet HTML 5Page - Cadeka Microcircuits LLC. SPT7710 Datasheet HTML 6Page - Cadeka Microcircuits LLC. SPT7710 Datasheet HTML 7Page - Cadeka Microcircuits LLC. SPT7710 Datasheet HTML 8Page - Cadeka Microcircuits LLC. SPT7710 Datasheet HTML 9Page - Cadeka Microcircuits LLC. SPT7710 Datasheet HTML 10Page - Cadeka Microcircuits LLC. SPT7710 Datasheet HTML 11Page - Cadeka Microcircuits LLC. SPT7710 Datasheet HTML 12Page - Cadeka Microcircuits LLC.  
Zoom Inzoom in Zoom Outzoom out
 8 / 12 page
background image
8
8/17/01
SPT7710
OPERATION
The SPT7710 has 256 preamp/comparator pairs that are
each supplied with the voltage from VRTF to VRBF divided
equally by the resistive ladder as shown in the block dia-
gram. This voltage is applied to the positive input of each
preamplifier/comparator pair. An analog input voltage ap-
plied at VIN is connected to the negative inputs of each
preamplifier/comparator pair. The comparators are then
clocked through each comparator’s individual clock buffer.
When CLK pin is in the low state, the master or input stage
of the comparators compares the analog input voltage to
the respective reference voltage. When CLK changes
from low to high, the comparators are latched to the state
prior to the clock transition and output logic codes in
sequence from the top comparators, closest to VRTF (0 V),
down to the point where the magnitude of the input signal
changes sign (thermometer code). The output of each
comparator is then registered into four 64-to-6 bit decod-
ers when CLK is changed from high to low.
At the output of the decoders is a set of four 7-bit latches
that are enabled (
track) when CLK changes from high to
low. From here, the outputs of the latches are coded into
6 LSBs from 4 columns, and 4 columns are coded into
2 MSBs. Next are the MINV and LINV controls for output
inversions, which consist of a set of eight XOR gates.
Finally, 8 ECL output latches and buffers are used to drive
the external loads. The conversion takes one clock cycle
from the input to the data outputs.
Figure 3 – Timing Diagram
tPW1
N
N+2
N+1
N
N–1
tD
Data Output D0–D7
CLK
Analog Input
Clock
VIN
6 Bit Latch Output
8 Bit Latch Output
Master
Slave
CLK
Comparator Output
N+1
Data Ready
Overrange D8
Timing for PGA and Cerquad Packages Only
tPW0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com