công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

CY24242PVC bảng dữ liệu(PDF) 8 Page - Cypress Semiconductor

tên linh kiện CY24242PVC
Giải thích chi tiết về linh kiện  Laser Printer System Frequency Synthesizer
PDF  10 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  CYPRESS [Cypress Semiconductor]
Trang chủ  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CY24242PVC bảng dữ liệu(HTML) 8 Page - Cypress Semiconductor

Back Button CY24242PVC Datasheet HTML 2Page - Cypress Semiconductor CY24242PVC Datasheet HTML 3Page - Cypress Semiconductor CY24242PVC Datasheet HTML 4Page - Cypress Semiconductor CY24242PVC Datasheet HTML 5Page - Cypress Semiconductor CY24242PVC Datasheet HTML 6Page - Cypress Semiconductor CY24242PVC Datasheet HTML 7Page - Cypress Semiconductor CY24242PVC Datasheet HTML 8Page - Cypress Semiconductor CY24242PVC Datasheet HTML 9Page - Cypress Semiconductor CY24242PVC Datasheet HTML 10Page - Cypress Semiconductor  
Zoom Inzoom in Zoom Outzoom out
 8 / 10 page
background image
CY24242
Document #: 38-07268 Rev. *B
Page 8 of 10
REF Clock Outputs (Lump Capacitance Test Load = 20 pF)
Parameter
Description
Test Condition/Comments
CPU = 66/100 MHz
Unit
Min.
Typ.
Max.
f
Frequency, Actual
Frequency equal to the reference
provided at pins X1, X2
14.318
MHz
tR
Output Rise Edge Rate Measured from 0.4V to 2.0
0.5
–
2
V/ns
tF
Output Fall Edge Rate Measured from 2.0V to 0.4V
0.5
–
2
V/ns
tD
Duty Cycle
Measured on rising and falling edge at
1.25V
45
–
55
%
fST
Frequency Stabilization
from Power-up (cold
start)
Assumes full supply voltage reached
within 1 ms from power-up. Short cycles
exist prior to frequency stabilization.
––
3
ms
Zo
AC Output Impedance Average value during switching
transition. Used for determining series
termination value.
–40
–
Ω
USBCLK Clock Output (Lump Capacitance Test Load = 20 pF, VDDC =2.5V)
Parameter
Description
Test Condition/Comments
CPU = 66/100 MHz
Unit
Min.
Typ.
Max.
tR
Output Rise Edge Rate
Measured from 0.4V to 2.0
0.5
–
2
V/ns
tF
Output Fall Edge Rate
Measured from 2.0V to 0.4V
0.5
–
2
V/ns
tD
Duty Cycle
Measured on rising and falling edge at 1.25V
45
–
55
%
tJL
Jitter, Long term
Measured on rising edge at 1.25V. Maximum
difference of cycle time between two adjacent
cycles.
–
–
500
tJC
Jitter, Cycle-to-Cycle
Measured on rising edge at 1.25V. Maximum
difference of cycle time between two adjacent
cycles.
–
–
400
fST
Frequency Stabilization
from Power-up (cold start)
Assumes full supply voltage reached within
1 ms from power-up. Short cycles exist prior to
frequency stabilization.
––3
ms
Zo
AC Output Impedance
Average value during switching transition. Used
for determining series termination value.
–40–
Ω
Ordering Information
Ordering Code
Package Type
Temperature Grade
Standard
CY24242PVC
28-pin SSOP (300 mils)
C (Commercial 0 - 70°)
CY24242PVCT
28-pin SSOP (300 mils) - Tape and Reel
C (Commercial 0 - 70°)
Lead-free
CY24242OXC
28-pin SSOP (300 mils)
C (Commercial 0 - 70°)
CY24242OXCT
28-pin SSOP (300 mils) - Tape and Reel
C (Commercial 0 - 70°)



Html Pages

1 2 3 4 5 6 7 8 9 10


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com