công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

PCS2I99448 bảng dữ liệu(PDF) 6 Page - PulseCore Semiconductor

tên linh kiện PCS2I99448
Giải thích chi tiết về linh kiện  3.3V/2.5V LVCMOS 1:12 Clock Fanout Buffer
PDF  15 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  PULSECORE [PulseCore Semiconductor]
Trang chủ  http://www.onsemi.com/
Logo PULSECORE - PulseCore Semiconductor

PCS2I99448 bảng dữ liệu(HTML) 6 Page - PulseCore Semiconductor

Back Button PCS2I99448 Datasheet HTML 2Page - PulseCore Semiconductor PCS2I99448 Datasheet HTML 3Page - PulseCore Semiconductor PCS2I99448 Datasheet HTML 4Page - PulseCore Semiconductor PCS2I99448 Datasheet HTML 5Page - PulseCore Semiconductor PCS2I99448 Datasheet HTML 6Page - PulseCore Semiconductor PCS2I99448 Datasheet HTML 7Page - PulseCore Semiconductor PCS2I99448 Datasheet HTML 8Page - PulseCore Semiconductor PCS2I99448 Datasheet HTML 9Page - PulseCore Semiconductor PCS2I99448 Datasheet HTML 10Page - PulseCore Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 15 page
background image
September 2006
PCS2I99448
rev 0.4
3.3V/2.5V LVCMOS 1:12 Clock Fanout Buffer
6 of 15
Notice: The information in this document is subject to change without notice.
Table 8. AC CHARACTERISTICS (V
CC = 2.5V ± 5%, TA = –40°C to +85°C)
1
Symbol
Characteristics
Min
Typ
Max
Unit
Condition
fref
Input Frequency
0
350
MHz
fMAX
Maximum Output Frequency
0
350
MHz
VPP
Peak-to-peak input voltage
PCLK
400
1000
mV
LVPECL
VCMR
2
Common Mode Range
PCLK
1.2
VCC-0.8
V
LVPECL
tP, REF
Reference Input Pulse Width
1.4
nS
tr, tf
CCLK Input Rise/Fall Time
1.0
3
nS
0.8 to 2.0V
PCLK to any Q
1.5
4.2
nS
tPLH/HL
tPLH/HL
Propagation delay
CCLK to any Q
1.7
4.4
nS
tPLZ, HZ
Output Disable Time
11
nS
tPZL, LZ
Output Enable Time
11
nS
CCLK to CLK_STOP
0.0
nS
tS
Setup time
PCLK to CLK_STOP
0.0
nS
CCLK to CLK_STOP
1.0
nS
tH
Hold time
PCLK to CLK_STOP
1.5
nS
tsk(O)
Output-to-output Skew
150
pS
tsk(PP)
Device-to-device Skew
PCLK or CCLK to any Q
2.7
nS
tSK(p)
Output pulse skew
4
Using CCLK Using PCLK
200
300
pS
pS
fQ< 350 MHz and using CLK
45
50
55
%
DCQ
Output Duty Cycle
fQ<200 MHz and using PCLK
45
50
55
%
DCREF = 50%
tr, tf
Output Rise/Fall Time
0.1
1.0
nS
0.6 to 1.8V
Note: 1. AC characteristics apply for parallel output termination of 50Ω to VTT.
2. VCMR (AC) is the crosspoint of the differential input signal. Normal AC operation is obtained when the crosspoint is within the VCMR
range and the input swing lies within the VPP (AC) specification. Violation of VCMR or VPP impacts tPLH/HL and tSK(PP).
3. Violation of the 1.0nS maximum input rise and fall time limit will affect the device propagation delay, device-to-device skew, reference
input pulse width, output duty cycle and maximum frequency specifications.
4. Output pulse skew is the absolute difference of the propagation delay times: | tpLH - tpHL |.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com