ASM1832S datasheet(6/9 Pages) PULSECORE

6 / 9 page

6 of 9

Notice: The information in this document is subject to change without notice

3.3V µP Power Supply Monitor and Reset Circuit

rev 1.6

October 2006

ASM1832

Notes

1. RESET remains within 0.5V of VCC on power-down until VCC falls below 2V. RESET remains within 0.5V of ground on power-down until VCC

falls below 2.0V.

Watchdog Timeout Period

tTD

TD = VCC

500

1200

2000

Watchdog Timeout Period

tTD

TD Floating

250

610

1000

Output Voltage

VOH

I=-500µA, VCC < 2.7.V Note

VCC - 0.3V

VCC - 0.1V

Output Current

IOH

Output = 2.4V, VCC >=2.7V

350

µA

Output Current

IOL

Output = 0.4V, VCC >=2.7V

Input Leakage

IIL

-1.0

1.0

µA

RESET Low Level

VOL

Note 1

0.4

Internal Pull-up Resistor

PBRST pin

Ω

Operating Current

ICC1

Outputs open, VCC <= 3.6V

and all inputs at VCC or GND

µA

Input Capacitance

CIN

5pF

Output Capacitance

COUT

7pF

PBRST Manual Reset

Minimum Low Time

tPB

PBRST = VIL

Reset Active Time

tRST

250

610

1000

ST Pulse Width

tST

Must not exceed tRD mini-

mum. Watchdog cannot be

disabled.

VCC Fail Detect to RESET or

RESET

tRPD

Pulses < 2 µs at VCCTP min-

imum will not cause reset

µs

VCC Slew Rate

µs

PBRST Stable LOW to

RESET and RESET Active

tPDLY

VCC Detect to RESET or

RESET inactive

tRPU

trise=5µs

250

610

1000

VCC Slew Rate

0ns

Parameter

Symbol

Conditions

Min

Typ

Max

Unit

ASM1832S bảng dữ liệu(PDF) 6 Page - PulseCore Semiconductor

ASM1832S bảng dữ liệu(HTML) 6 Page - PulseCore Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9

bảng dữ liệu tải về

Link URL