TMS320C10 datasheet(12/61 Pages) TI

12 / 61 page

1–4

FRAME SYNCHRONIZATION FUNCTIONS

TLC32047 Function

Frame Sync Output

Receiving serial data on DX from processor to internal DAC

FSX low

Transmitting serial data on DR from internal ADC to processor, primary communications

FSR low

Transmitting serial data on DR from DATA-DR to processor, secondary communications in

dual-word (telephone interface) mode only

FSD low

TLC32047

Logic Levels

TTL or CMOS

TMS320C30,

TMS320C25,

TMS32020,

–5 V

5 V

FSD

D11OUT

Serial Data Out

Serial Data In

DATA-DR

or CMOS Logic Levels

16-Bit Format TTL

Secondary Communication (see Table above)

Serial Data Input

Analog Out

Analog In

OUT –

OUT +

IN –

IN +

FSR

D10OUT

FSX

VCC –

VCC +

or Equivalent

16-Bit DSP

Figure 1–1. Dual-Word (Telephone Interface) Mode

When the DATA-DR/CONTROL input is tied to a logic signal source varying between 0 and 5 V, the

TLC32047 is in the dual-word (telephone interface) mode. This logic signal is routed to the DR line for input

to the DSP only when terminal 1, data frame synchronization (FSD), outputs a low level. The FSD pulse

duration is 16 shift clock pulses. Also, in this mode, the control register data bits D10 and D11 appear on

D10OUT and D11OUT, respectively, as outputs.

TMS320C10 bảng dữ liệu(PDF) 12 Page - Texas Instruments

TMS320C10 bảng dữ liệu(HTML) 12 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61

bảng dữ liệu tải về

Link URL