EP1C20F datasheet(86/106 Pages) ALTERA

86 / 106 page

4–16

Altera Corporation

Preliminary

May 2008

Cyclone Device Handbook, Volume 1

Figure 4–2. External Timing in Cyclone Devices

All external I/O timing parameters shown are for 3.3-V LVTTL I/O

standard with the maximum current strength and fast slew rate. For

external I/O timing using standards other than LVTTL or for different

current strengths, use the I/O standard input and output delay adders in

Tables 4–40 through 4–44.

Table 4–29 shows the external I/O timing parameters when using global

clock networks.

PRN

CLRN

PRN

CLRN

PRN

CLRN

Dedicated

Clock

Bidirectional

Output Register

Input Register

OE Register

tXZ

tZX

tINSU

tINH

tOUTCO

Table 4–29. Cyclone Global Clock External I/O Timing Parameters

Notes (1), (2) (Part 1 of 2)

Symbol

Parameter

Conditions

tINSU

Setup time for input or bidirectional pin using IOE input

CLK pin

—

tINH

Hold time for input or bidirectional pin using IOE input

CLK pin

—

tOUTCO

Clock-to-output delay output or bidirectional pin using IOE

output register with global clock fed by

CLK pin

CLOAD = 10 pF

tINSUPLL

Setup time for input or bidirectional pin using IOE input

phase setting

—

tINHPLL

Hold time for input or bidirectional pin using IOE input

phase setting

—

EP1C20F bảng dữ liệu(PDF) 86 Page - Altera Corporation

EP1C20F bảng dữ liệu(HTML) 86 Page - Altera Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL