TMP320C40 datasheet(48/62 Pages) TI

48 / 62 page

SMJ320C40, TMP320C40

DIGITAL SIGNAL PROCESSORS

SGUS017H – OCTOBER 1993 – REVISED OCTOBER 2001

POST OFFICE BOX 1443

• HOUSTON, TEXAS 77251–1443

timing parameters for IIOF3–IIOF0 interrupt response [P = tc(H)] (see Figure 21, Note 7, and

Note 8)

NO.

’320C40-40

’320C40-50

’320C40-60

UNIT

NO.

MIN

TYP

MAX

MIN

TYP

MAX

UNIT

tsu(IIOF-H1L)

Setup time, IIOF3–IIOF0 before H1 low

11*

tw(IIOF)

Interrupt pulse duration to ensure one interrupt seen

(see Note 9)

1.5P

< 2P*

1.5P

< 2P*

* On products compliant to MIL-PRF-38535, this parameter is not production tested.

NOTES:

7. IIOFx is an asynchronous input and can be asserted at any point during a clock cycle. If the specified timings are met, the exact

sequence shown occurs; otherwise, an additional delay of one clock cycle can occur.

8. Edge-triggered interrupts require a setup of time (1) and a minimum duration of P. No maximum duration limit exists.

9. Level-triggered interrupts require interrupt pulse duration of at least 1P wide (P = one H1 period) to ensure that the interrupt is seen.

It must be less than 2P wide to ensure that it is responded to only once. Recommended pulse duration is 1.5P.

Reset or

Interrupt

Vector Read

Fetch First

Instruction of

Service

Routine

IIOF3–IIOF0

Pins

IIOF3–IIOF0

Flag

ADDRESS

Data

Vector

Address

First

Instruction

Address

1 (See Note A)

NOTE A: The ’C40 can accept an interrupt from the same source every two H1 clock cycles.

Figure 21. IIOF3–IIOF0 Interrupt Response Timing [P=tc(H)]

TMP320C40 bảng dữ liệu(PDF) 48 Page - Texas Instruments

TMP320C40 bảng dữ liệu(HTML) 48 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62

bảng dữ liệu tải về

Link URL