công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

PCI2250 bảng dữ liệu(PDF) 51 Page - Texas Instruments

Click here to check the latest version.
tên linh kiện PCI2250
Giải thích chi tiết về linh kiện  PCI-TO-PCI BRIDGE
PDF  85 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  TI [Texas Instruments]
Trang chủ  http://www.ti.com
Logo TI - Texas Instruments

PCI2250 bảng dữ liệu(HTML) 51 Page - Texas Instruments

Back Button PCI2250 Datasheet HTML 47Page - Texas Instruments PCI2250 Datasheet HTML 48Page - Texas Instruments PCI2250 Datasheet HTML 49Page - Texas Instruments PCI2250 Datasheet HTML 50Page - Texas Instruments PCI2250 Datasheet HTML 51Page - Texas Instruments PCI2250 Datasheet HTML 52Page - Texas Instruments PCI2250 Datasheet HTML 53Page - Texas Instruments PCI2250 Datasheet HTML 54Page - Texas Instruments PCI2250 Datasheet HTML 55Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 51 / 85 page
background image
5–1
5 Extension Registers
The TI extension registers are those registers that lie outside the standard PCI-to-PCI bridge device configuration
space (i.e., registers 40h–FFh in PCI configuration space in the PCI2250). These registers can be accessed through
configuration reads and writes. The TI extension registers add flexibility and performance benefits to the standard
PCI-to-PCI bridge. The TI extension registers are not reset on the transition from D3 to D0.
5.1
Chip Control Register
The chip control register is read/write and has a default value of 00h. This register is used to control the functionality
of certain PCI transactions. See Table 5–1 for a complete description of the register contents.
Bit
7
6
5
4
3
2
1
0
Name
Chip control
Type
R
R
R
R/W
R
R
R/W
R
Default
0
0
0
0
0
0
0
0
Register:
Chip control
Type:
Read/Write, Read–only
Offset:
40h
Default:
00h
Table 5–1. Chip Control Register
BIT
TYPE
FUNCTION
7–5
R
Reserved. Bits 7–5 return 0s when read.
4
R/W
Memory read prefetch. When cleared, bit 4 enables the memory read prefetch.
0 = Upstream memory reads are enabled (default)
1 = Upstream memory reads are disabled
3–2
R
Reserved. Bits 3 and 2 return 0s when read.
1
R/W
Reserved
0
R
Reserved. Bit 0 returns 0 when read.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com