CD54AC32 datasheet(4/5 Pages) TI

4 / 5 page

Switching Speciﬁcations Input tr, tf = 3ns, CL = 50pF (Worst Case)

PARAMETER

SYMBOL

VCC (V)

-40oC TO 85oC

-55oC TO 125oC

UNITS

MIN

TYP

MAX

MIN

TYP

MAX

AC TYPES

Propagation Delay, Input to

Output

tPLH, tPHL

1.5

108

119

3.3

(Note 9)

3.4

12.1

3.3

13.3

(Note 10)

2.4

8.6

2.4

9.5

Input Capacitance

-10-

-10

Power Dissipation Capacitance

CPD

(Note 11)

ACT TYPES

Propagation Delay, Input to

Output

tPHL

tPLH

(Note 10)

3.1

12.1

Input Capacitance

-10-

-10

Power Dissipation Capacitance

CPD

(Note 11)

NOTES:

8. Limits tested at 100%.

9. 3.3V Min at 3.6V, Max at 3V.

10. 5V Min at 5.5V, Max at 4.5V.

11. CPD is used to determine the dynamic power consumption per gate.

AC: PD = VCC

2 f

i (CPD + CL)

ACT: PD = VCC

2 f

i (CPD + CL) + VCC ∆ICC where fi = input frequency, CL = output load capacitance, VCC = supply voltage.

DUT

OUTPUT

RL (NOTE)

OUTPUT

LOAD

500

Ω

50pF

NOTE: For AC Series Only: When VCC = 1.5V, RL = 1kΩ.

FIGURE 1. PROPAGATION DELAY TIMES

ACT

Input Level

VCC

Input Switching Voltage, VS

0.5 VCC

1.5V

Output Switching Voltage, VS

0.5 VCC

FIGURE 2.

GND

INPUT

LEVEL

tPLH

tr = 3ns

tf = 3ns

90%

10%

tPHL

(A, B)

CD54/74AC32, CD54/74ACT32

CD54AC32 bảng dữ liệu(PDF) 4 Page - Texas Instruments

CD54AC32 bảng dữ liệu(HTML) 4 Page - Texas Instruments

Html Pages

1 2 3 4 5

bảng dữ liệu tải về

Link URL