LTC2485CDD datasheet(12/40 Pages) LINER

12 / 40 page

LTC2485

2485fa

APPLICATIO S I FOR ATIO

Figure 1. LTC2485 State Transition Diagram

CONVERTER OPERATION

Converter Operation Cycle

The LTC2485 is a low power,

∆Σ analog-to-digital con-

verter with an I2C interface. After power on reset, its

operation is made up of three states. The converter

operating cycle begins with the conversion, followed by

the low power sleep state and ends with the data output/

input (see Figure 1).

Initially, the LTC2485 performs a conversion. Once the

conversion is complete, the device enters the sleep state.

While in this sleep state, power consumption is reduced

by two orders of magnitude. The part remains in the sleep

state as long as it is not addressed for a read/write

operation. The conversion result is held indefinitely in a

static shift register while the converter is in the sleep state.

The device will not acknowledge an external request

during the conversion state. After a conversion is finished,

the device is ready to accept a read/write request. Once the

CONVERSION

SLEEP

2485 F01

YES

ACKNOWLEDGE

YES

STOP

OR READ

32-BITS

DATA OUTPUT

POWER ON RESET

DEFAULT CONFIGURATION:

EXTERNAL INPUT

50/60Hz REJECTION

1X SPEED, AUTOCAL

LTC2485 is addressed for a read operation, the device

begins outputting the conversion result under control of

the serial clock (SCL). There is no latency in the conver-

sion result. The data output is 32 bits long and contains a

24-bit plus sign conversion result. This result is shifted

out on the SDA pin under the control of the SCL. Data is

updated on the falling edges of SCL allowing the user to

reliably latch data on the rising edge of SCL. In write

operation, the device accepts one configuration byte and

the data is shifted in on the rising edges of the SCL. A new

conversion is initiated by a STOP condition following a

valid write operation or at the conclusion of a data read

operation (read out all 32 bits).

I2C INTERFACE

The LTC2485 communicates through an I2C interface.

The I2C interface is a 2-wire open-drain interface sup-

porting multiple devices and masters on a single bus. The

connected devices can only pull the bus wires LOW and

they never drive the bus HIGH. The bus wires are exter-

nally connected to a positive supply voltage via a current-

source or pull-up resistor. When the bus is free, both

lines are HIGH. Data on the I2C-bus can be transferred at

rates of up to 100kbit/s in the Standard-mode and up to

400kbit/s in the Fast-mode.

Each device on the I2C bus is recognized by a unique

address stored in that device and can operate as either a

transmitter or receiver, depending on the function of the

device. In addition to transmitters and receivers, devices

can also be considered as masters or slaves when per-

forming data transfers. A master is the device which

initiates a data transfer on the bus and generates the clock

signals to permit that transfer. At the same time any device

addressed is considered a slave.

The LTC2485 can only be addressed as a slave. Once

addressed, it can receive configuration bits or transmit the

last conversion result. Therefore the serial clock line SCL

is an input only and the data line SDA is bidirectional. The

device supports the Standard-mode and the Fast-mode

for data transfer speeds up to 400kbit/s. Figure 2 shows

the definition of timing for Fast/Standard-mode devices

on the I2C-bus.

LTC2485CDD bảng dữ liệu(PDF) 12 Page - Linear Technology

LTC2485CDD bảng dữ liệu(HTML) 12 Page - Linear Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40

bảng dữ liệu tải về

Link URL