LTC6603 datasheet(13/24 Pages) LINER

13 / 24 page

LTC6603

6603f

APPLICATIONS INFORMATION

Theory of Operation (Refer to Block Diagram)

The LTC6603 features two matched ﬁlter channels, each

containing gain control and lowpass ﬁlter networks that

are controlled by a single control block and clocked by

a single clock generator. The gain and cutoff frequency

can be separately programmed. The two channels are

not independent, i.e. if the gain is set to 24dB then both

channels have a gain of 24dB. The ﬁlter can be clocked

with an external clock source, or using the internal oscil-

lator. A resistor connected to the RBIAS pin sets the bias

currents for the ﬁlter networks and the internal oscillator

frequency (unless driven by an external clock). Altering the

clock frequency changes the ﬁlter bandwidth. This allows

the ﬁlters to be “tuned” to many different bandwidths.

Pin Programmable Interface

As shown in Figure 1, connecting SER to V+D allows the

ﬁlter to be directly controlled through the pin program-

mable control lines GAIN1, GAIN0, LPF1 and LPF0. The

GAIN0(D0) pin is bidirectional (input in pin programmable

control mode, output in serial mode). In pin programmable

control mode, the voltage at GAIN0(D0) cannot exceed V+D;

otherwise, large currents can be injected to V+Dthroughthe

parasitic diodes (see Figure 2). Connecting a 10k resistor

at the GAIN0(D0) pin (see Figure 1) is recommended for

current limiting, to less than 10mA. SER has an internal

Figure 1. Filter in Pin Programmable Control Mode

pull-up to V+D. None of the logic inputs have an internal

pull-up or pull-down.

Serial Interface

Connecting SER to ground allows the ﬁlter to be controlled

through the SPI serial interface. When CS is low, the serial

data on SDI is shifted into an 8-bit shift-register on the

rising edge of the clock (SCLK), with the MSB transferred

ﬁrst (see Figure 3). Serial data on SDO is shifted out on

the clock’s falling edge. A high CS will load the 8 bits of

the shift-register into an 8-bit D-latch, which is the serial

control register. The clock is disabled internally when

CS is pulled high. Note: SCLK must be low before CS is

pulled low to avoid an extra internal clock pulse. SDO is

always active in serial mode (never tri-stated) and cannot

be “wire-or’ed” to other SPI outputs. In addition, SDO is

not forced to zero when CS is pulled high.

An LTC6603 may be daisy chained with other LTC6603s

or other devices having serial interfaces. Daisy chain-

ing is accomplished by connecting the SDO of the lead

chip to the SDI of the next chip, while SCLK and CS

remain common to all chips in the daisy chain. The se-

rial data is clocked to all the chips then the CS signal

is pulled high to update all of them simultaneously.

Figure 4 shows an example of two LTC6603s in a daisy

chained SPI conﬁguration.

V+IN

V+A

V+D

+INA

–INA

SER

LPF1(CS)

LPF0(SCLK)

GAIN1

GAIN0(D0)

GND

LTC6603

VOUT

VIN

0.1μF

LOWPASS CUTOFF = 2.5MHz (fCLK = 80MHz)

GAIN = 4

GAIN, BANDWIDTHS ARE SET BY MICROPROCESSOR.

10k RESISTORS ON GAIN0(OUT) PROTECTS THE

DEVICE WHEN VGAIN0 > V+D

μP

–

10k

6603 F01

+OUTA

–OUTA

V+IN

V+A

V+D

+INA

–INA

SER

LPF1(CS)

LPF0(SCLK)

GAIN1

GAIN0(D0)

GND

VOUT

VIN

+OUTA

–OUTA

3.3V

0.1μF

3.3V

LTC6603

LPF1

LPF0

GAIN1

GAIN0

LTC6603 bảng dữ liệu(PDF) 13 Page - Linear Technology

LTC6603 bảng dữ liệu(HTML) 13 Page - Linear Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24

bảng dữ liệu tải về

Link URL