công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

LTC1400CS8 bảng dữ liệu(PDF) 13 Page - Linear Technology

tên linh kiện LTC1400CS8
Giải thích chi tiết về linh kiện  Complete SO-8, 12-Bit, 400ksps ADC with Shutdown
PDF  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  LINER [Linear Technology]
Trang chủ  http://www.linear.com
Logo LINER - Linear Technology

LTC1400CS8 bảng dữ liệu(HTML) 13 Page - Linear Technology

Back Button LTC1400CS8 Datasheet HTML 9Page - Linear Technology LTC1400CS8 Datasheet HTML 10Page - Linear Technology LTC1400CS8 Datasheet HTML 11Page - Linear Technology LTC1400CS8 Datasheet HTML 12Page - Linear Technology LTC1400CS8 Datasheet HTML 13Page - Linear Technology LTC1400CS8 Datasheet HTML 14Page - Linear Technology LTC1400CS8 Datasheet HTML 15Page - Linear Technology LTC1400CS8 Datasheet HTML 16Page - Linear Technology LTC1400CS8 Datasheet HTML 17Page - Linear Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 20 page
background image
LTC1400
13
1400fa
APPLICATIO S I FOR ATIO
In the Sleep mode, power consumption is reduced to a
minimum by cutting off the supply to all internal circuitry
includingthereference.Figure12showsthewaystopower
down the LTC1400. The chip can enter the Nap mode by
keeping the CLK signal low and pulsing the CONV signal
twice. For Sleep mode operation, CONV signal should be
pulsed four times while CLK is kept low.
The LTC1400 can be returned to active mode easily. The
rising edge of CLK will wake-up the LTC1400. During the
transition from Sleep mode to active mode, the VREF volt-
age ramp-up time is a function of the loading conditions.
With a 10μF bypass capacitor, the wake-up time from
Sleep mode is typically 4ms. A REFRDY signal will be
activated once the reference has settled and is ready for
an A/D conversion. This REFRDY bit is output to the DOUT
pin before the rest of the A/D converted code.
Digital Interface
The digital interface requires only three digital lines. CLK
and CONV are both inputs, and the DOUT output provides
the conversion result in serial form.
Figure 13 shows the digital timing diagram of the LTC1400
during the A/D conversion. The CONV rising edge starts
the conversion. Once initiated, it can not be restarted until
the conversion is completed. If the time from CONV signal
to CLK rising edge is less than t2, the digital output will
be delayed by one clock cycle.
The digital output data is updated on the rising edge of the
CLK line. DOUT data should be captured by the receiving
system on the rising CLK edge. Data remains valid for a
minimum time of t10 after the rising CLK edge to allow
capture to occur.
CLK
CONV
INTERNAL
S/H STATUS
DOUT
t7
t3
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
1
2
t2
t6
t4
t5
t8
tACQ
SAMPLE
SAMPLE
HOLD
HOLD
Hi-Z
Hi-Z
tCONV
tSAMPLE
1400 F13
REFRDY D11
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
D10
REFRDY
Figure 13. ADC Digital Timing Diagram
Figure 14. CLK to DOUT Delay
t10
t8
VIH
VOH
VOL
DOUT
CLK
t9
VIH
90%
10%
DOUT
CLK
1400 F14



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com