ATF1504ASV datasheet(13/31 Pages) ATMEL

13 / 31 page

ATF1504ASV(L)

1409J–PLD–6/05

AC Characteristics

Symbol

Parameter

-15

-20

Units

Min

Max

Min

Max

tPD1

Input or Feedback to Non-Registered Output

PD2

I/O Input or Feedback to Non-Registered Feedback

tSU

Global Clock Setup Time

13.5

Global Clock Hold Time

FSU

Global Clock Setup Time of Fast Input

tFH

Global Clock Hold Time of Fast Input

1.0

MHz

tCOP

Global Clock to Output Delay

Global Clock High Time

tCL

Global Clock Low Time

tASU

Array Clock Setup Time

Array Clock Hold Time

tACOP

Array Clock Output Delay

18.5

tACH

Array Clock High Time

ACL

Array Clock Low Time

tCNT

Minimum Clock Global Period

fCNT

Maximum Internal Global Clock Frequency

76.9

MHz

ACNT

Minimum Array Clock Period

fACNT

Maximum Internal Array Clock Frequency

76.9

58.8

MHz

MAX

Maximum Clock Frequency

100

83.3

MHz

Input Pad and Buffer Delay

2.5

tIO

I/O Input Pad and Buffer Delay

2.5

FIN

Fast Input Delay

SEXP

Foldback Term Delay

tPEXP

Cascade Logic Delay

LAD

Logic Array Delay

LAC

Logic Control Delay

3.5

4.5

tIOE

Internal Output Enable Delay

tOD1

Output Buffer and Pad Delay

(Slow slew rate = OFF; V

CCIO = 5V; CL = 35 pF)

OD2

Output Buffer and Pad Delay

(Slow slew rate = OFF; V

CCIO = 3.3V; CL = 35 pF)

OD3

Output Buffer and Pad Delay

(Slow slew rate = ON; VCCIO = 5V or 3.3V; CL = 35 pF)

tZX1

Output Buffer Enable Delay

(Slow slew rate = OFF; VCCIO = 5.0V; CL = 35 pF)

ATF1504ASV bảng dữ liệu(PDF) 13 Page - ATMEL Corporation

ATF1504ASV bảng dữ liệu(HTML) 13 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31

bảng dữ liệu tải về

Link URL