CS47048 datasheet(20/34 Pages) CIRRUS

20 / 34 page

CS47048 Data Sheet

Audio SOC Processor Family

DS787A7

5.12 Digital Switching Characteristics — Serial Control Port - I2C Master Mode

Figure 7. Serial Control Port - I2C Master Mode Timing

Parameter

Symbol

Min

Max

Units

SCP_CLK frequency1

1.fiicck indicates the maximum speed of the hardware. The system designer should be aware that the actual maximum speed of the

communication port may be limited by the firmware application.

fiicck

-400

kHz

SCP_CLK rise time

tiicr

-150

SCP_CLK fall time

tiicf

-150

SCP_CLK low time

tiicckl

1.25

µs

SCP_CLK high time

tiicckh

1.25

µs

SCP_CLK rising to SCP_SDA rising or falling for START or STOP condition

tiicckcmd

1.25

µs

START condition to SCP_CLK falling

tiicstscl

1.25

µs

SCP_CLK falling to STOP condition

tiicstp

2.5

µs

Bus free time between STOP and START conditions

tiicbft

µs

Setup time SCP_SDA input valid to SCP_CLK rising

tiicsu

100

Hold time SCP_SDA input after SCP_CLK falling

tiich

SCP_CLK low to SCP_SDA out valid

tiicdov

-18

SCP_CLK

SCP_SDA

tiicckl

tiicckh

tiicsu

tiich

R/W

ACK

LSB

ACK

MSB

tiicstp

tiicdov

tiicbft

tiicstscl

tiicckcmd

fiicck

tiicckcmd

tiicf

tiicr

CS47048 bảng dữ liệu(PDF) 20 Page - Cirrus Logic

CS47048 bảng dữ liệu(HTML) 20 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34

bảng dữ liệu tải về

Link URL