CS5467 datasheet(13/46 Pages) CIRRUS

13 / 46 page

CS5467

DS714F1

SWITCHING CHARACTERISTICS (Continued)

Notes: 19. Pulse output timing is specified at DCLK = 4.096 MHz, E2MODE = 0, and E3MODE[1:0] = 0. Refer to

6.7 Energy Pulse Outputs on page 20 for more information on pulse output pins.

20. Timing is proportional to the frequency of DCLK.

ABSOLUTE MAXIMUM RATINGS

WARNING: Operation at or beyond these limits may result in permanent damage to the device.

Normal operation is not guaranteed at these extremes.

Notes: 21. VA+ and AGND must satisfy [(VA+) - (AGND)]

≤ + 6.0 V.

22. VD+ and AGND must satisfy [(VD+) - (AGND)]

≤ + 6.0 V.

23. Applies to all pins including continuous over-voltage conditions at the analog input pins.

24. Transient current of up to 100 mA will not cause SCR latch-up.

25. Maximum DC input current for a power supply pin is ±50 mA.

26. Total power dissipation, including all input currents and output currents.

Parameter

Symbol

Min

Typ

Max

Unit

E1, E2, and E3 Timing

(Note 19 and 20)

Period

tperiod

500

µs

Pulse Width

tpw

244

µs

Rising Edge to Falling Edge

µs

E2 Setup to E1 and/or E3 Falling Edge

1.5

µs

E1 Falling Edge to E3 Falling Edge

248

µs

Parameter

Symbol

Min

Typ

Max

Unit

DC Power Supplies

(Notes 21 and 22)

Positive Digital

Positive Analog

VD+

VA+

-0.3

+6.0

Input Current, Any Pin Except Supplies

(Notes 23, 24, 25)

IIN

±10

Output Current, Any Pin Except VREFOUT

IOUT

100

Power Dissipation

(Note 26)

500

Analog Input Voltage

All Analog Pins

VINA

- 0.3

(VA+) + 0.3

Digital Input Voltage

All Digital Pins

VIND

-0.3

(VD+) + 0.3

Ambient Operating Temperature

-40

°C

Storage Temperature

Tstg

-65

150

°C

period

Figure 2. Timing Diagram for E1, E2, and E3

CS5467 bảng dữ liệu(PDF) 13 Page - Cirrus Logic

CS5467 bảng dữ liệu(HTML) 13 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46

bảng dữ liệu tải về

Link URL