CS5378 datasheet(58/88 Pages) CIRRUS

58 / 88 page

CS5378

DS639F2

16. SERIAL DATA INTERFACE

Once digital filtering is complete, each 24-bit out-

put sample is combined with an 8-bit status byte.

These data words are written to an 8-deep FIFO

buffer and then transmitted to the communications

channel through a high speed serial data interface.

16.1 Pin Descriptions

DRDY - Pin 23

Data ready output signal, active low. Open drain

output requiring an external pull-up resistor.

SCK - Pin 24

Serial clock input.

MISO - Pin 25

Serial data output.

16.2 Serial Data Format

Serial data transactions transfer either 24-bit data

words or 32-bit status+data words, depending on

the STAT bit in the CONFIG register. When trans-

mitting status information, each 8-bit status byte

has an MFLAG bit, a time break bit, and a FIFO

overflow bit encoded as shown in Figure 34.

MFLAG Bit - MFLAG

The MFLAG bit is set in the status byte when an

signal is received on the MFLAG pin. When re-

CS5378

Figure 33. Serial Data Interface Block Diagram

System Telemetry

MISO

DRDY

SCK

Data Ready

Data In

Clock Out

Data

Status

MFLAG

Figure 34. 32-bit Serial Data Format

0 - Modulator Ok

1 - Modulator Error

0 - No Time Break

1 - Time Break

0 - FIFO Ok

1 - FIFO Overflow

CS5378 bảng dữ liệu(PDF) 58 Page - Cirrus Logic

CS5378 bảng dữ liệu(HTML) 58 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88

bảng dữ liệu tải về

Link URL