công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

Preview PDF HTML

PCM3168APAPR bảng dữ liệu(PDF) 27 Page - Texas Instruments

Click here to check the latest version.
tên linh kiện PCM3168APAPR
Giải thích chi tiết về linh kiện  24-Bit, 96-kHz/192-kHz, 6-In/8-Out Audio Codec with Differential Input/Output
PDF  66 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  TI [Texas Instruments]
Trang chủ  http://www.ti.com
Logo TI - Texas Instruments

PCM3168APAPR bảng dữ liệu(HTML) 27 Page - Texas Instruments

Back Button PCM3168APAPR Datasheet HTML 23Page - Texas Instruments PCM3168APAPR Datasheet HTML 24Page - Texas Instruments PCM3168APAPR Datasheet HTML 25Page - Texas Instruments PCM3168APAPR Datasheet HTML 26Page - Texas Instruments PCM3168APAPR Datasheet HTML 27Page - Texas Instruments PCM3168APAPR Datasheet HTML 28Page - Texas Instruments PCM3168APAPR Datasheet HTML 29Page - Texas Instruments PCM3168APAPR Datasheet HTML 30Page - Texas Instruments PCM3168APAPR Datasheet HTML 31Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 27 / 66 page
background image
BCKAD/DA
(Output)
t
LRD
t
DOD
0.5
VDD
´
0.5
VDD
´
0.5
VDD
´
1.4V
LRCKAD/DA
(Output)
DOUT1/2/3
DIN1/2/3/4
t
BCH
t
BCL
t
BCY
t
DIS
t
DIH
t
DOD
t
LRS
1.4V
1.4V
0.5
VDD
´
1.4V
BCKAD/DA
(Input)
LRCKAD/DA
(Input)
DOUT1/2/3
DIN1/2/3/4
t
BCH
t
BCL
t
BCY
t
LRH
t
DIS
t
DIH
t
LRW
PCM3168A
PCM3168A-Q1
www.ti.com ......................................................................................................................................................................................... SBAS452 – SEPTEMBER 2008
Figure 43. Audio Interface Timing Requirements for Left-Justified, Right-Justified, and I2S Data Formats
(Master Mode)
Timing Requirements for Figure 43(1)
SYMBOL
DESCRIPTION
MIN
TYP
MAX
UNIT
tBCY
BCKAD/DA cycle time
1/(64 fS)
tBCH
BCKAD/DA pulse width high
0.4 tBCY
0.5 tBCY
0.6 tBCY
tBCL
BCKAD/DA pulse width low
0.4 tBCY
0.5 tBCY
0.6 tBCY
tLRD
LRCKAD/DA delay time from BCKAD/DA falling edge
–10
20
ns
tDIS
DIN1/2/3/4 setup time to BCKDA rising edge
10
ns
tDIH
DIN1/2/3/4 hold time to BCKDA rising edge
10
ns
tDOD
DOUT1/2/3 delay time from BCKAD falling edge
–10
20
ns
(1)
Load capacitance of output is 20 pF.
Figure 44. Audio Interface Timing Requirements for DSP and TDM Data Formats (Slave Mode)
Copyright © 2008, Texas Instruments Incorporated
Submit Documentation Feedback
27
Product Folder Link(s): PCM3168A PCM3168A-Q1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com