| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
SPC5702BECLU bảng dữ liệu(PDF) 88 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
SPC5702BECLU bảng dữ liệu(HTML) 88 Page - Freescale Semiconductor, Inc |
|
88 / 98 page ![]() MPC560xS Microcontroller Data Sheet Data Sheet, Rev. 1 Preliminary—Subject to Change Without Notice Electrical Characteristics Freescale Semiconductor 88 3.16.8 I2C Timing Table 43. I2C Input Timing Specifications—SCL and SDA Num Symbol Characteristic Min. Value Max. Value Unit 1— CC1 1 Parameter values guaranteed by design. Start condition hold time 2 — IP-Bus Cycle2 2 Inter Peripheral Clock is the clock at which the I2C peripheral is working in the device 2— CC1 Clock low time 8 — IP-Bus Cycle2 4— CC1 Data hold time 0.0 — ns 6— CC1 Clock high time 4 — IP-Bus Cycle2 7— CC1 Data setup time 0.0 — ns 8— CC1 Start condition setup time (for repeated start condition only) 2 — IP-Bus Cycle2 9— CC1 Stop condition setup time 2 — IP-Bus Cycle2 Table 44. I2C Output Timing Specifications—SCL and SDA Num Symbol Characteristic Min. Value Max. Value Unit 11 1 Programming IBFD ( I2C bus Frequency Divider) with the maximum frequency results in the minimum output timings listed. The I2C interface is designed to scale the data transition time, moving it to the middle of the SCL low period. The actual position is affected by the prescale and division values programmed in IFDR. —CC2 2 Parameter values guaranteed by design. Start condition hold time 6 — IP-Bus Cycle3 3 Inter Peripheral Clock is the clock at which the I2C peripheral is working in the device 21 —CC2 Clock low time 10 — IP-Bus Cycle2 34 4 Because SCL and SDA are open-drain-type outputs, which the processor can only actively drive low, the time SCL or SDA takes to reach a high level depends on external signal capacitance and pull-up resistor values. —CC2 SCL/SDA rise time — 99.6 ns 41 —CC2 Data hold time 7 — IP-Bus Cycle2 51 —CC2 SCL/SDA fall time — 99.5 ns 61 —CC2 Clock high time 10 — IP-Bus Cycle2 71 —CC2 Data setup time 2 — IP-Bus Cycle2 81 —CC2 Start condition setup time (for repeated start condition only) 20 — IP-Bus Cycle2 91 —CC2 Stop condition setup time 10 — IP-Bus Cycle2 |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |